

"The 'must-have' PC architecture reference set."

—PC Magazine's "Read Only" column

UNIVERSAL SERIAL BUS SYSTEM ARCHITECTURE

SECOND EDITION



Includes an
85-minute USB 2.0
overview video by
Don Anderson on
CD-ROM

MINDSHARE, INC.

Don Anderson / Dave Dzatko



**PC SYSTEM
ARCHITECTURE
S E R I E S**



world-class technical training

Are your company's technical training needs being addressed in the most effective manner?

MindShare has over 25 years experience in conducting technical training on cutting-edge technologies. We understand the challenges companies have when searching for quality, effective training which reduces the students' time away from work and provides cost-effective alternatives. MindShare offers many flexible solutions to meet those needs. Our courses are taught by highly-skilled, enthusiastic, knowledgeable and experienced instructors. We bring life to knowledge through a wide variety of learning methods and delivery options.

training that fits your needs

MindShare recognizes and addresses your company's technical training issues with:

- Scalable cost training
- Customizable training options
- Reducing time away from work
- Just-in-time training
- Overview and advanced topic courses
- Training delivered effectively globally
- Training in a classroom, at your cubicle or home office
- Concurrently delivered multiple-site training

MindShare training courses expand your technical skillset

- ✧ PCI Express 2.0®
- ✧ Intel Core 2 Processor Architecture
- ✧ AMD Opteron Processor Architecture
- ✧ Intel 64 and IA-32 Software Architecture
- ✧ Intel PC and Chipset Architecture
- ✧ PC Virtualization
- ✧ USB 2.0
- ✧ Wireless USB
- ✧ Serial ATA (SATA)
- ✧ Serial Attached SCSI (SAS)
- ✧ DDR2/DDR3 DRAM Technology
- ✧ PC BIOS Firmware
- ✧ High-Speed Design
- ✧ Windows Internals and Drivers
- ✧ Linux Fundamentals
- ... and many more.

All courses can be customized to meet your group's needs. Detailed course outlines can be found at www.mindshare.com

bringing life to knowledge.

real-world tech training put into practice worldwide



MindShare Classroom



In-House Training



Public Training

Classroom Training

Invite MindShare to train you in-house, or sign-up to attend one of our many public classes held throughout the year and around the world. No more boring classes, the 'MindShare Experience' is sure to keep you engaged.

MindShare Virtual Classroom



Virtual In-House Training



Virtual Public Training

Virtual Classroom Training

The majority of our courses live over the web in an interactive environment with WebEx and a phone bridge. We deliver training cost-effectively across multiple sites and time zones. Imagine being trained in your cubicle or home office and avoiding the hassle of travel. Contact us to attend one of our public virtual classes.

MindShare eLearning



Intro eLearning Modules



Comprehensive eLearning Modules

eLearning Module Training

MindShare is also an eLearning company. Our growing list of interactive eLearning modules include:

- **Intro to Virtualization Technology**
- **Intro to IO Virtualization**
- **Intro to PCI Express 2.0 Updates**
- **PCI Express 2.0**
- **USB 2.0**
- **AMD Opteron Processor Architecture**
- **Virtualization Technology ...and more**

MindShare Press



Books



eBooks

MindShare Press

Purchase our books and eBooks or publish your own content through us. MindShare has authored over 25 books and the list is growing. Let us help make your book project a successful one.

Engage MindShare

Have knowledge that you want to bring to life? MindShare will work with you to "Bring Your Knowledge to Life." Engage us to transform your knowledge and design courses that can be delivered in classroom or virtual classroom settings, create online eLearning modules, or publish a book that you author.

We are proud to be the preferred training provider at an extensive list of clients that include:

ADAPTEC • AMD • AGILENT TECHNOLOGIES • APPLE • BROADCOM • CADENCE • CRAY • CISCO • DELL • FREESCALE
GENERAL DYNAMICS • HP • IBM • KODAK • LSI LOGIC • MOTOROLA • MICROSOFT • NASA • NATIONAL SEMICONDUCTOR
NETAPP • NOKIA • NVIDIA • PLX TECHNOLOGY • QLOGIC • SIEMENS • SUN MICROSYSTEMS • SYNOPSYS • TI • UNISYS

USB System Architecture (USB 2.0)

MINDSHARE, INC.

Don Anderson

ADDISON-WESLEY DEVELOPER'S PRESS

Reading, Massachusetts • Harlow, England • Menlo Park, California

Berkeley, California • Don Mills, Ontario • Sydney

Bonn • Amsterdam • Tokyo • Mexico City

Many of the designations used by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designators appear in this book, and Addison-Wesley was aware of the trademark claim, the designations have been printed in initial capital letters or all capital letters.

The authors and publishers have taken care in preparation of this book, but make no expressed or implied warranty of any kind and assume no responsibility for errors or omissions. No liability is assumed for incidental or consequential damages in connection with or arising out of the use of the information or programs contained herein.

Library of Congress Cataloging-in-Publication Data

ISBN: 0-201-46137-4

Copyright ©2001 by MindShare, Inc.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America. Published simultaneously in Canada.

Sponsoring Editor:

Project Manager:

Cover Design:

Set in 10 point Palatino by MindShare, Inc.

1 2 3 4 5 6 7 8 9-MA-999897

First Printing, March, 2001

Addison-Wesley books available for bulk purchases by corporations, institutions, and other organizations. For more information please contact the Corporate, Government, and Special Sales Department at (800) 238-9682.

Find A-W Developer's Press on the World-Wide Web at:
<http://www.awl.com/devpress/>

About This Book

The MindShare Architecture Series	1
Cautionary Note	2
Specifications This Book is Based On	3
Organization of This Book	3
Part One: Overview of USB 2.0.....	3
Part Two: Low- & Full-Speed Device Operation	4
Part III: High-Speed Device Operation.....	5
Part IV: USB 2.0 Hub Operation with LS / FS / HS Devices	5
Part VI: USB Software Overview	6
Appendices	7
Who Should Read this Book	7
Prerequisite Knowledge	7
Documentation Conventions	8
Hexadecimal Notation	8
Binary Notation	8
Decimal Notation	8
Bits Versus Byte Notation	8
Identification of Bit Fields (logical groups of bits or signals)	9
Visit Our Web Page	9
We Want Your Feedback.....	9

Part One

Overview of USB 2.0

Chapter 1: Design Goals of USB

Shortcomings of the Original PC I/O Paradigm	13
Limited System Resources	14
Interrupts	15
I/O Addresses.....	16
Non-shareable Interfaces	16
End User Concerns	16
Cable Crazy	17
Installation and Configuration of Expansion Cards.....	17
No Hot Attachment of Peripherals	17
Cost	18
The USB Paradigm.....	18
Enhanced System Performance.....	19
Hot Plug and Play Support	20

Contents

Expandability.....	20
Legacy Hardware/Software Support	20
Low Cost	21
Summary of Key USB Features.....	23
How to Get the USB Specifications.....	24

Chapter 2: The Big Picture

Overview.....	25
USB 1.x Systems and Devices	28
Low-Speed and Full-Speed Devices.....	28
How Transactions Are Generated.....	30
What the Descriptors Contain.....	30
How the Transfer Descriptors Are Fetched	30
Frame Generation	33
Sharing the Bus.....	34
Bandwidth Consideration Summary	34
2.0 Systems and Devices	37
Low-Speed and Full-Speed Devices in a 2.0 System	38
Example 2.0 Host Controller Support for LS/FS Devices	40
High-Speed Devices in a 2.0 System	41
High-Speed Devices Attached to 1.x Ports	41
High-Speed Transactions and Microframe Generation	42
High-Speed Bandwidth Summary	42
The Players	44
USB Client Drivers.....	45
USB Bus Driver.....	46
USB Host Controller Driver	46
USB Host Controller/Root Hub	47
The Host Controller.....	47
The Root Hub	48
USB Hubs	49
Hub Controller	51
Hub Repeater.....	52
Hub's Role in Configuration	53
USB Devices	53
High-Speed Devices	53
Full-Speed Devices	53
Low-Speed Devices	53
USB Communications Model	54
Communications Flow	54
Transfers, IRPs, Frames, and Packets.....	55
Transfers.....	55

The USB Driver, IRPs, and Frames	57
The Host Controller Driver and Transactions	59
The Host Controller and Packets.....	60
Device Framework (how devices present themselves to software).....	60
Device Descriptors.....	60
Device Framework.....	63
USB Bus Interface Layer	63
USB Device Layer	64
Function Layer	65
USB Peripheral Connection	66
Full-Speed Hubs.....	66
High-Speed Hubs.....	67
High-Speed Devices	67
Low- and Full-Speed Devices	67
Topology	67

Chapter 3: Cables and Connectors

The Connectors.....	69
Series A Connectors.....	71
Series B Connectors.....	71
Cables	71
Low-Speed Cables.....	72
Full- and High-Speed Cables	73
Cable Power	74
Electrical and Mechanical Specifications.....	74

Chapter 4: USB Cable Power Distribution

USB Power	75
Hubs.....	76
Current Budget.....	76
Over-Current Protection	78
Voltage Drop Budget.....	78
Power Switching	79
Bus-Powered Hubs	80
Power During Hub Configuration	80
Bus-Powered Hub Attached to 500ma Port	80
Bus-Powered Hub Attached to 100ma Port	80
Bus-Powered Hub Attached to Port with >100ma but <500ma	81
Current Limiting	81
Bus-Powered Devices	82
Low-Power Devices	82

Contents

High-Power Devices	83
Power During Configuration	83
Insufficient Port Power	84
Self-Powered Hubs	86
Power During Configuration	87
Locally Powered Bus Interface	87
Hybrid Powered Device	87
Current Limiting	88
Self-Powered Devices.....	89
Power During Configuration	89
Locally Powered Bus Interface	89
Hybrid Powered Device	89

Part Two

Low- & Full-Speed Device Operation

Chapter 5: LS/FS Signaling Environment

Overview	93
Detecting Device Attachment and Speed Detect.....	94
Full-Speed Device Connect.....	98
Low-Speed Device Connect.....	100
Detecting Device Disconnect.....	101
Bus Idle	102
Device RESET	103
Differential Signaling	104
Differential Drivers	106
Full-Speed Drivers	106
Low-Speed Drivers	108
Hub Driver Characteristics.....	109
Differential Receivers	109
Start of Packet (SOP).....	109
End of Packet (EOP)	110
Single-Ended Receivers	110
NRZI Encoding.....	111
Bit Stuffing	112
Summary of USB Signaling States	113

Chapter 6: LS/FS Transfer Types & Scheduling

Overview	117
Client Initiates Transfer.....	118
Communications Pipes	119

Communication Initiated by I/O Request Packets	120
Frame-Based Transfers	121
Transfer Types	122
Isochronous Transfers	123
Direction of Transfers	123
Service Period	123
Bandwidth Allocation	123
Error Recovery	124
Establishing Synchronous Connections	125
The Problem with Isochronous Transfers	125
The Feedback/Feed Forwarding Solution	128
Synchronization Types	128
Source/Sink Combinations and Synchronization Methods	129
Asynchronous Source and Asynchronous Sink	130
Asynchronous Source and Synchronous Sink	130
Asynchronous Source and Adaptive Sink	130
Synchronous Source and Asynchronous Sink	130
Synchronous Source and Synchronous Sink	130
Synchronous Source and Adaptive Sink	130
Adaptive Source and Asynchronous Sink	131
Adaptive Source and Synchronous Sink	131
Adaptive Source and Adaptive Sink	131
How Endpoints Report Their Synchronization Capabilities	131
Feedback Data	131
Association Between Data Endpoint and Feedback Endpoint	134
Interrupt Transfers	134
Service Period	134
Bus Bandwidth Allocation	135
Error Recovery	135
Control Transfers	136
Bus Bandwidth Allocation	137
Error Recovery	137
Bulk Transfers	137
Bus Bandwidth Allocation	137
Error Recovery	139

Chapter 7: Packets & Transactions

Overview	141
Packets — The Basic Building Blocks of USB Transactions	143
Synchronization Sequence	144
Packet Identifier	145
Packet-Specific Information	146

Contents

Cyclic Redundancy Checking (CRC)	146
End of Packet (EOP)	147
Token Packets	147
SOF Packet	148
IN Packet	149
OUT Packet	150
SETUP Packet	151
Data Packets — DATA0 and Data1	152
Handshake Packets	153
Preamble Packet	154
Transactions	156
IN Transactions	156
IN Transaction Without Errors	157
IN Transaction with Errors.....	157
IN Transaction with No Interrupt Pending / Target Busy	158
IN Transaction with Target Stalled	159
IN Transaction During Isochronous Transfer	159
OUT Transactions	160
OUT Transaction Without Data Packet Errors.....	160
OUT Transaction with Errors.....	161
OUT Transaction — Target Unable to Accept Data	161
OUT Transaction With Target Stalled	162
OUT Transaction During Isochronous Transfer	162
Setup Transactions/Control Transfers	163
Two Stage Control Transfer	164
Three Stage Control Transfer with IN Data Stage	165
Three Stage Control Transfer with OUT Data Stage	166
Control Transfers With Errors	166

Chapter 8: Error Recovery

Overview	167
Packet Errors.....	168
PID Checks	168
CRC Errors	169
Bit Stuff Errors.....	170
Packet-Related Error Handling.....	171
Token Packet Errors	171
IN Packet Errors.....	171
OUT or SETUP Packet Errors	171
Data Packet Errors	171
During OUT or SETUP Transactions.....	171
During IN Transactions	171

Handshake Packet Errors	172
During OUT Transactions	172
During IN Transactions	172
Bus Time-Out	172
False EOPs	174
False EOP During Host Transmission	174
False EOP During Target Transmission	174
Data Toggle Errors	175
Data Toggle Procedure Without Errors	175
Data Toggle during OUT Transactions	175
Data Toggle During IN Transactions.....	178
Data Toggle Procedure with Data Packet Errors	179
Data Toggle and Data Packet Errors — OUT Transactions.....	180
Data Toggle and Data Packet Errors — IN Transactions.....	182
Data Toggle Procedure With Handshake Packet Errors	183
Data Toggle and Handshake Errors — OUT Transactions	184
.....	186
Data Toggle With Handshake Packet Error — IN Transaction	186
Special Case: Data Toggle During Control Transfer	188
Babbling Devices	189
Loss of Activity (LOA)	189
Babble/LOA Detection and Recovery	189
Frame Timer.....	189
Host to Hub Skew	190
Hub Repeater State Machine.....	191
Isochronous Transfers (Delivery Not Guaranteed).....	193
Interrupt Transfer Error Recovery	193
Bulk Transfer Error Recovery	193
Control Transfer Error Recovery	193

Chapter 9: USB Power Conservation

Power Conservation — Suspend.....	195
Device Response to Suspend.....	196
Hub Response to Suspend.....	196
Global Suspend	197
Initiating Global Suspend	197
Resume from Global Suspend.....	197
Resume Initiated by Host	198
Remote Wakeup from Device.....	199
Remote Wakeup via Hub Port Event.....	199
Selective Suspend	201
Initiating Selective Suspend	201

Contents

Resume from Selective Suspend	201
Host Initiated Selective Resume	201
Selective Wakeup from Device	202
Selective Suspend When Hub is Suspended.....	204
Device Signals Resume	204
Port Receives Connect or Disconnect	206
Selective Suspend Followed by Global Suspend.....	206
Resume via Reset	206
Hub Frame Timer After Wakeup	208

Part Three High Speed Device Operation

Chapter 10: Overview of HS Device Operation

Overview	213
New High-Speed Device Features	214
1.x USB Device Support.....	214
The 2.0 Host Controller.....	216

Chapter 11: The High-Speed Signaling Environment

Overview	217
Detecting High-Speed Device Attachment.....	219
Initial Device Detection	221
Device Reset and the Chirp Sequence.....	221
High-Speed Interfaces Idled.....	223
High-Speed Differential Signaling	224
Impedance Matching	224
High-Speed Driver Characteristics	226
High-Speed Idle	227
High-Speed Differential Receivers	227
High-Speed Driver/Receiver Compliance Testing.....	228
Activating Test Mode.....	229
The Test Setup	230
Eye Pattern Tests	231
Transmit Eye Pattern Tests.....	232
Receiver Eye Pattern Tests	233
High-Speed Start of Packet & Synchronization Sequence	234
High-Speed End of Packet (EOP).....	236
Detection of High-Speed Device Removal	236
High-Speed RESET and Suspend	239
Signaling RESET.....	239

Signaling Suspend	239
Differentiating Between RESET and Suspend	240

Chapter 12: HS Transfers, Transactions, & Scheduling

Overview	242
High-Speed Transaction Scheduling	242
Microframes	243
Theoretical HS Bandwidth	243
Periodic Transfers	244
High-Speed Isochronous Transfers	244
Maximum Packet Size	244
Isochronous Bandwidth/ Performance	244
Isochronous Transaction Errors	247
High-Speed Interrupt Transfers	247
Maximum Packet Size	247
Interrupt Bandwidth	247
Interrupt Transaction Errors	249
High-Bandwidth Transactions	249
Detecting High-Bandwidth Endpoints and Packet Size	250
Isochronous High-Bandwidth Scheduling and Protocol	251
High-Bandwidth Isochronous IN Transactions	252
High-Bandwidth Isochronous OUT Transactions	252
High Bandwidth Interrupt Transactions	253
High Bandwidth Throughput	254
Non-Periodic Transfers	254
High-Speed Bulk Transfers	255
Maximum Packet Size	255
Bulk Bandwidth	255
Bulk Transactions Errors	257
High-Speed Control Transfers	257
High-Speed Control Bandwidth	257
Ping Transactions	260
The Problem	260
The Solution	260
The Ping Protocol	261
PING Packet Handshake Responses	263

Contents

Chapter 13: HS Error Detection and Handling

Overview	265
High-Speed Bus Time-out	266
False EOP	267
HS Babbling Device Detection	268

Chapter 14: HS Suspend and Resume

Overview	271
Entering Device Suspend	272
Device Resume	273

Part Four

USB 2.0 Hub Operation with LS/FS/HS Devices

Chapter 15: HS Hub Overview

Overview	277
USB 2.0 Hub Attached to High-Speed Port	278
High-Speed Transactions	280
Low- and Full-Speed Transactions	280
USB 2.0 Hub Attached to Full-Speed Port	281

Chapter 16: 2.0 Hubs During HS Transactions

Overview	283
High-Speed Hub Repeater	284
Receiver Squelch	285
Re-clocking the Packet	285
Port Selector State Machine	285
Elasticity Buffer	286
The Repeater State Machine	286

Chapter 17: 2.0 Hubs During LS/FS Transactions

Overview	289
The Structure of Split Transactions	290
Isochronous Split Transaction Examples	291
Example Split Isochronous OUT Transaction	291
Example Split Isochronous IN Transaction	292
Example Split Transactions with Data Verification	293
Split OUT Sequence	294

Split IN Sequence	295
The Split Token Packet.....	296
The Transaction Translator	297
The Major Elements of the Transaction Translator	297
High-Speed Handler	298
Periodic Transfer Start-Split Buffer	299
Periodic Complete-Split Buffer	299
Bulk / Control Buffers	299
Low-Speed / Full-Speed Handler	299
Split Transaction Scheduling	300
Split Transaction Scheduling Example	300
SOF Packets	300
Host Delivers Isochronous Start Split.....	301
Host Delivers Interrupt Start Split	302
Full- and Low-Speed Transactions Begin.....	303
Host Issues Complete-Split to Fetch Isochronous IN Data	304
Host Fetches Interrupt OUT Completion Status.....	305
Host Continues to Fetch Isochronous IN Data.....	306
Transaction End	307
High-Speed Scheduling Can Include Other Transactions	308
Single versus Multiple Transaction Translators	309
Periodic Split Transactions	310
Periodic Split Transaction Pipeline	311
High Speed Handler Receives Start Split.....	311
Start-Split Buffer.....	312
Low-Speed / Full-Speed Handler	312
Complete-Split Buffer.....	312
Isochronous OUT Split Transaction Sequence.....	313
Isochronous OUT Start Split	313
Start-Split Transaction Received with No Errors.....	315
Start-Split Transaction with Errors	315
Handling CRC16 During Split Isochronous OUT Transactions	315
Isochronous IN Split Transaction Sequence.....	316
Isochronous IN Start Split	316
Isochronous IN Complete Split	317
Complete Split Packet Error.....	317
Complete Split with MDATA	318
Complete Split with DATA0.....	318
Complete Split with NYET.....	318
Complete Split with ERR.....	319
Handling CRC16 During Split Isochronous IN Transactions	319
Interrupt Split OUT Transaction Sequence	319

Contents

Interrupt OUT Start Split Sequence	319
Interrupt OUT Complete Split Sequence	320
Complete Split Packet Error.....	321
Complete Split with ACK.....	322
Complete Split with NYET.....	322
Complete Split with NAK	322
Complete Split with STALL	322
Complete Split with ERR.....	322
Interrupt IN Split Transaction Sequence	322
Interrupt IN Start Split Sequence	323
Interrupt IN Complete Split Sequence	323
Complete Split Packet Error.....	324
Complete Split with MDATA	324
Complete Split with DATA0/1	325
Complete Split with NYET.....	325
Complete Split with NAK	325
Complete Split with STALL	326
Complete Split with ERR.....	326
Handling CRC16 During Split Interrupt IN Transactions.....	326
Non Periodic Split Transactions	327
Non-Periodic Split Transaction Pipeline	327
High Speed Handler.....	328
Non-periodic Buffers.....	328
Low-/ Full-Speed Handler.....	328
Bulk/Control Split OUT Transaction Sequence	328
Bulk/Control OUT Start Split Sequence	329
Start Split with Packet Error.....	329
Start Split with ACK.....	330
Start Split with NAK	330
Bulk/Control OUT Complete Split Sequence	330
Complete Split Packet Error.....	331
Complete Split with ACK.....	331
Complete Split with NYET.....	332
Complete Split with NAK	332
Complete Split with STALL	332
Bulk/Control Split IN Transaction Sequence	332
Bulk/Control IN Start Split Sequence	332
Start Split with Packet Error.....	333
Start Split with ACK.....	334
Start Split with NAK	334
Bulk/Control IN Complete Split Sequence	334
Complete Split Packet Error.....	335

Complete Split with NYET.....	336
Complete Split with NAK	336
Complete Split with STALL	336

Part Five

USB Device Configuration

Chapter 18: Configuration Process

Overview	339
The Configuration Software Elements	341
USB Host Controller Driver	342
Configuration Software.....	342
Default Control Pipe	342
Resource Management.....	343
Device Client Software.....	343
Root Hub Configuration.....	343
Each Device Is Isolated for Configuration.....	344
Reset Forces Device to Default Address (zero).....	345
Host Assigns a Unique Device Address	345
Host Software Verifies Configuration.....	345
Power Requirements	345
Bus Bandwidth	346
Configuration Value Is Assigned	346
Client Software Is Notified	346

Chapter 19: USB Device Configuration

Overview	347
Summary of Configuration Process	348
How Software Detects Device Attachment & Speed	348
Polling the Status Change Endpoint	349
Getting Port Status.....	350
Resetting the Port.....	352
Reading and Interpreting the USB Descriptors	353
The Standard Descriptors	353
How Software Accesses the Descriptors	354
Device Descriptor.....	355
Class Code Field.....	358
Maximum Packet Size Zero.....	359
Manufacturer, Product, Serial Number	359
Number of Configurations	359
Device Qualifier Descriptor.....	360

Contents

Configuration Descriptors	361
Number of Interfaces.....	361
Configuration Value	361
Attributes and Maximum Power.....	361
Other Speed Configuration Descriptor	363
Interface Descriptors.....	364
Interface Number and Alternate Setting	364
Number of Endpoints	365
Interface Class and Subclass.....	366
Protocol	366
Endpoint Descriptors	367
Device States	371
Attached State.....	371
Powered State	372
Default State.....	372
Addressed State.....	372
Configured State	372
Suspend State.....	373
Client Software Configuration	374

Chapter 20: Hub Configuration

Configuring the Hub	376
The Default Pipe.....	376
The Status Change Pipe	376
Reading the Hub's Descriptors	377
1.x Hub Descriptors	378
Hub's Standard Device Descriptor.....	379
Hub Configuration Descriptor.....	380
Number of Interfaces.....	381
Configuration Value	381
Bus- or Self-Powered Hub	381
Maximum Bus Power Consumed	381
Hub Interface Descriptor	383
Status Endpoint Descriptor	384
Status Change Endpoint Address/Transfer Direction.....	385
Transfer Type	385
Maximum Data Packet Size.....	385
Polling Interval.....	385
Hub Class Descriptor	387
Power Switching Mode Implemented	387
Compound Device or Hub Only	390
Over-Current Protection Mode.....	390

Power On to Power Good Delay	390
Maximum Bus Current for Hub Controller	390
Device Removable / Non-removable	390
Port Power Mask	391
High-Speed Capable Hub Descriptors	391
Descriptors When Hub Is Operating at Full Speed	391
The 2.0 Hub's Class-Specific Descriptor	394
Powering the Hub	397
Checking Hub Status	397
Detecting Hub Status Changes	397
Reading the Hub Status Field	398
Reading Port Status	399
Enabling the Device	399
Summary of Hub Port States	399

Chapter 21: Device Classes

Overview	403
Device Classes	406
Audio Device Class	407
Standard Audio Interface Requirements	408
Synchronization Types	409
Audio Class-Specific Descriptors	409
Audio Class-Specific Requests	410
Communications Device Class	410
Communications Device Interfaces	411
Communications Class-Specific Descriptors	412
Communications Class-Specific Requests	412
Display Device Class	412
The Standard Display Device Class Interface	413
Display Device-Specific Descriptors	413
Device-Specific Requests	414
Mass Storage Device Class	414
Standard Mass Storage Interface	415
Control Endpoint	415
Bulk Transfer Endpoints	416
Interrupt Endpoint	416
General Mass Storage Subclass	416
CD-ROM Subclass	416
Tape Subclass	417
Solid State Subclass	417
Class- and Device-Specific USB Requests	418

Contents

Part Six

USB Software Overview

Chapter 22: Overview of USB Host Software

USB Software	421
Function Layer.....	422
Device Layer	422
Interface Layer.....	423
The Software Components	424
USB Driver (USB D)	426
Configuration Management.....	426
USB Elements Requiring Configuration	426
Allocating USB Resources.....	427
Verifying Power	427
Tracking and Allocating Bus Bandwidth.....	428
Bus Bandwidth Reclamation	429
Data Transfer Management	429
Providing Client Services (The USB Driver Interface).....	430
Pipe Mechanisms	430
Client Pipe Requirements.....	430
Command Mechanisms	431

Appendix

Appendix A: Standard Device Requests

Overview	435
Standard Device Requests.....	436
Set/Clear Feature	439
Device Remote Wakeup	439
Endpoint Stall	439
Set/Get Configuration	440
Set/Get Descriptor.....	440
Set/Get Interface.....	441
Get Status.....	442
Device Status.....	442
Self-Powered Bit.....	442
Remote Wakeup Bit.....	443
Port Test Bit.....	443
Endpoint Status	443

Sync Frame	444
Device Tests	444
High-speed Driver/Receiver Compliance Testing	444
Activating Test Mode.....	444

Appendix B: Hub Requests

Overview.....	447
Hub Request Types	448
Standard Requests and Hub Response	449
Hub Class Requests	450
Get/Set Descriptor Request.....	452
Get Hub Status Request.....	452
Hub Status Fields.....	453
Local Power Status	453
Over-Current Indicator	453
Hub State Change Fields.....	454
Local Power Status Change	454
Over-Current Indicator Change	454
Set/Clear Hub Feature Request	455
Hub Local Power Change Request.....	456
Hub Over-Current Change Request.....	456
Get Port Status Request	456
Port Status Fields.....	457
Current Connect Status Field	457
Port Enabled / Disabled	457
Suspend	458
Over-Current Indicator	458
Reset.....	458
Port Power	458
Low-Speed Device Attached	459
High-Speed Device Attached.....	459
Port Test	459
Port Indicator Control	459
Port Change Fields.....	459
Current Status Change.....	460
Port Enable / Disable Change	460
Suspend Change (Resume Complete)	460
Over-Current Indicator Change	461
Reset Complete.....	461
Set/Clear Port Feature.....	461
Port Test Modes	462
Get Bus State	463

Contents

Appendix C: Universal Host Controller

Overview	465
Universal Host Controller Transaction Scheduling	465
Universal Host Controller Frame List Access.....	466
UHC Transfer Scheduling Mechanism	467
Bus Bandwidth Reclamation	468
Transfer Descriptors	468
Queue Heads.....	473
UHC Control Registers	474

Appendix D: Open Host Controller

Overview	477
Open Host Controller Transfer Scheduling	477
The Open Host Controller Transfer Mechanism.....	478
The ED and TD List Structure.....	480
Interrupt and Isochronous Transfer Processing.....	480
Control and Bulk Transfer Processing.....	480
The Done Queue	481
Interrupt Transfer Scheduling.....	481
Endpoint Descriptors	483
Transfer Descriptors	485
General Transfer Descriptor	486
Isochronous Transfer Descriptor	488
The Open Host Controller Registers	492

1

Design Goals of USB

This Chapter

Many PCs designed today still implement peripheral devices based on interfaces used in the original IBM PC designs of the early 1980s. These implementations have numerous shortcomings that cause both designers and users considerable frustration. This chapter discusses the primary design goals of USB 2.0 and reviews the shortcomings of the legacy implementation.

The Next Chapter

The next chapter provides an overview of the primary concepts of USB transfers and describes the interaction between USB system software, system hardware, and USB devices for USB 1.x systems and for USB 2.0 systems. The USB communications process is described, including the concept of the device framework. Each hardware and software element in a USB system is introduced and its primary functions are described.


Shortcomings of the Original PC I/O Paradigm

USB emerged as a result of the difficulties associated with the cost, configuration, and attachment of peripheral devices in the personal computer environment. In short, USB creates a method of attaching and accessing peripheral devices that reduces overall cost, simplifies the attachment and configuration from the end-user perspective, and solves several technical issues associated with old style peripherals. The following sections detail the various problems associated with PC peripherals today and investigate the challenges that the USB standard faces.

Limited System Resources

Figure 1-1 on page 14 illustrates the legacy I/O paradigm where peripheral devices were typically mapped into the CPU's I/O address space and assigned a specific IRQ line, and in some cases a DMA channel. These system resources were assigned to particular peripheral devices by IBM and other manufacturers and became the standard I/O locations, IRQs, and DMA channels used by software developers to access a given device. Figure 1-1 illustrates the I/O address space interrupt assignments that are used in the PC environment, making these system resources scarce while complicating device configuration.

Figure 1-1: System Resources Used by Legacy Peripheral Devices



Another limitation in the legacy PC environment is the limited number of peripheral devices that can be attached to the standard connectors. For example, the serial and parallel connectors support single devices only, thereby limiting the number of peripherals that can be easily and inexpensively attached.

Interrupts

Perhaps the most critical system resource problem revolves around the allocation of interrupts required by the myriad of devices that are typically implemented in PCs. This is particularly true of peripheral devices that attach via the ISA bus, since the ISA bus does not reliably support sharable interrupts. Table 1-1 lists each IRQ line and the devices that typically use it. As can be seen, many of the IRQ lines are dedicated to particular devices based on legacy conventions, while other IRQ lines may be used by a variety of peripheral devices. In PCI-based systems that also contain an ISA bus, the interrupt shortage can become a major problem, because several of the IRQ lines ideally should be left available for ISA expansion cards that might require them.

Table 1-1: Typical Legacy Interrupt Lines Used by Standard Devices

IRQ Line	Devices
IRQ0	system timer (dedicated on system board)
IRQ1	keyboard (dedicated on system board)
IRQ2	cascade channel for slave interrupt controller (not available for peripheral devices)
IRQ3	serial mouse, modem, plotter, serial printer, game port, pen, infrared port
IRQ4	serial mouse, modem, plotter, serial printer
IRQ5	bus mouse, parallel printer, sound card, LAN adapter, tape drive, game port
IRQ6	floppy drive
IRQ7	parallel printer
IRQ8	RTC alarm (dedicated on system board)
IRQ9	LAN adapter, video adapter, tape drive, game port
IRQ10	LAN adapter, sound card
IRQ11	LAN adapter, SCSI controller, PCMCIA controller
IRQ12	PS/2 mouse, PCMCIA controller

USB System Architecture

Table 1-1: Typical Legacy Interrupt Lines Used by Standard Devices

IRQ Line	Devices
IRQ13	numeric coprocessor errors (dedicated on system board)
IRQ14	hard drive
IRQ15	SCSI controller, PCMCIA controller

I/O Addresses

I/O address conflicts are also quite common in the PC environment. Note that peripheral devices usually require a block of I/O address locations to report status information and to issue commands to the device. While it's true that x86 processors have the ability to access 64KB of I/O address locations (more than enough for all peripheral devices), legacy ISA expansion cards typically decode only 10 of the 16 address lines available. This yields a maximum 1KB block of address space that is usable by ISA expansion devices. Furthermore, the limited decode creates the well known aliasing effect that renders the upper 768 bytes of each aligned 1KB of I/O space unusable by other devices. See MindShare's *ISA System Architecture* book, published by Addison-Wesley, for details.

Non-shareable Interfaces

Standard PC peripheral interfaces (e.g., serial and parallel connections) support the attachment of a single device. Since only one peripheral device can be attached at any given time, the flexibility of such connections is minimized. This limitation frequently leads to the costly decision of building an expansion card that plugs into an expansion bus (e.g., ISA or PCI) to create an attachment point for a new peripheral design.

End User Concerns

End users are faced with a variety of problems when connecting peripherals to their PCs. These concerns include:


- Too many connector/cable types
- System must be shut down to attach most peripherals
- System must be restarted to install/load software
- Cost

Chapter 1: Design Goals of USB

Cable Crazy

Dedicated cables are required for the mouse, keyboard, printer, external modem, Zip drive, plotter, etc., most of which are completely different. Figure 1-2 on page 17 illustrates the backplane of a typical PC before USB. The variety of different connectors and cables required to connect particular peripheral devices is inconvenient and confusing.

Figure 1-2: Connectors at Backplane



Installation and Configuration of Expansion Cards

When peripherals are purchased, many of them require the installation of expansion cards. This, of course, may involve removing the cover of the PC, setting the switches and jumpers to configure the card, inserting the card, and replacing the cover. The trouble only begins there. Once the system is powered up the software for this device may have to be installed from diskette, which can also be a frustrating process for novice and experienced user alike.

No Hot Attachment of Peripherals

When most legacy I/O devices are attached to the system, they will not work without first restarting the system. Restarting the system is required so that the new peripheral can be detected by software. In the process, system resources must be selected and assigned to the new device (e.g., I/O space, IRQ line, and DMA channel) in order for it to work correctly and to ensure that the resource selected is not already being used by another device in the system.

2

The Big Picture

The Previous Chapter

Many PCs designed today still implement peripheral devices based on interfaces used in the original IBM PC designs of the early 1980s. These implementations have numerous shortcomings that cause both designers and users considerable frustration. The previous chapter discussed the primary design goals of USB 2.0 and reviewed the shortcomings of the legacy implementation.

This Chapter

This chapter provides an overview of the primary concepts of USB transfers and describes the interaction between USB system software, system hardware, and USB devices for USB 1.x systems and for USB 2.0 systems. The USB communications process is described, including the concept of the device framework. Each hardware and software element in a USB system is introduced and its primary functions are described.

The Next Chapter

USB defines a single connector type for attaching all USB peripherals to the host system. The next chapter introduces the physical aspects of USB connectors and cables.

Overview


Figure 2-1 on page 26 provides a system view of USB implemented in a PCI-based system. In this implementation the USB host controller resides on the PCI bus. The controller acting as a bus master obtains data structures from memory that describe the USB transactions that have been scheduled by system software for delivery over the USB.

Figure 2-2 on page 27 depicts a hub-oriented chip set with the USB controller integrated into the I/O Hub chip. The high-speed link between the I/O Hub and the Memory Hub permit higher bandwidth between the I/O subsystem

USB System Architecture


and memory than a typical PCI bus and may be better suited to meet the bandwidth needs of USB 2.0.

Figure 2-1: USB System Implemented in a PCI-Based Platform



Chapter 2: The Big Picture

Figure 2-2: USB Controller Integrated into I/O Hub Chip



USB System Architecture


USB 1.x Systems and Devices

This section provides an overview of low- and full-speed system and device operation. Later portions of the book provide much greater detail regarding the implementation of these devices.

Low-Speed and Full-Speed Devices

USB 1.0 and 1.1 (i.e., 1.x) systems can support only 1.5Mb/s (low speed) and 12Mb/s (full-speed) transactions as illustrated in Figure 2-3. The host delivers low- or full-speed transactions depending on the speed of the device being accessed.


Figure 2-3: 1.x Systems Support Only Low- and Full-Speed Devices



When full-speed transactions are performed, these transactions are prevented from reaching the low-speed devices that otherwise might be confused by a full-speed transaction. Conversely, low-speed transactions can safely be transferred to full-speed devices. (See Figure 2-4 on page 29.)

Chapter 2: The Big Picture

Figure 2-4: Full-Speed Transactions Do Not Reach Low-Speed Devices



3 *Cables and Connectors*

The Previous Chapter

The previous chapter provided an overview of the primary concepts of USB transfers and described the interaction between USB system software, system hardware, and USB devices for USB 1.x systems and for USB 2.0 system. The USB communications process is described, including the concept of the device framework. Each hardware and software element in a USB system is introduced and its primary functions are described.

This Chapter

USB defines a single connector type for attaching all USB peripherals to the host system. This chapter introduces the primary mechanical elements of USB connectors and cables.

The Next Chapter

The next chapter discusses USB power distribution, along with issues related to bus-powered devices and the operation of self-powered devices. The chapter also discusses the role of host software in detecting and reporting power-related problems.

The Connectors

USB connectors are designed to permit any USB peripheral device to be attached to a hub port. Hub ports will be located at the back of the computer or may be associated with other peripheral devices such as monitors and printers, or are available on stand-alone hub devices.


Many USB peripherals have the USB cable permanently attached, while others have detachable USB cables. If the same connector were used on both ends of a

USB System Architecture

USB cable, it would be possible to connect the cable between two USB ports. To prevent a detachable cable from being plugged into two USB ports at the same time, a separate connector has been designed for the peripheral cable connection. The two connector types are described below:

- Series A connectors — provide the USB port connection to the USB peripheral cable. The series A receptacle is implemented as the hub port connector, while the series A plug is attached to the peripheral cable, permitting attachment of a USB peripheral device.
- Series B connectors — provide the cable connection to the USB peripheral device when a detachable cable is implemented. The series B receptacle is implemented at the peripheral and the series B plug is attached to the cable. A small form-factor B connector called the “Mini-B” connector has been defined. See MindShare’s website for a direct link to the specification for this new connector.

Figure 3-1: A View of the Series A Plug



Each connector has four contacts: two for carrying differential data and two for powering the USB device. Note that the power contacts are longer than the data contacts to ensure that a USB device receives power prior to the data contacts mating (power pins are 7.41mm and the data pins are 6.41mm).

The connector contacts are numbered and the cable conductors are color coded for easy identification, as listed in Table 3-1.

Chapter 3: Cables and Connectors

Table 3-1: Connector Pin Designations

Contact Number	Signal Name	Cable Color
1	Vcc	Red
2	-Data	White
3	+Data	Green
4	Ground	Black

Series A Connectors

Series A connectors are used to connect a peripheral cable to a USB hub port. The receptacle comes in four variants and can be obtained in through-hole or Surface Mount Technology (SMT) versions. The four variant are:

- Vertical Mount
- Right Angle Mount
- Stacked Right Angle Mount
- Panel Mount

Series B Connectors

The series B connector is implemented in peripherals that have detachable cables. The specification does not define mounting variations for the series B receptacle; however, the author suspects that the same variants defined for the series A receptacle apply to the series B receptacle.

Cables

The USB specification defines two cables for compliant signaling. The low-speed cable is defined for 1.5Mb/s signaling and the full-speed cable defined by the 1.1 USB specification that supports both full- and high-speed transmission. The low speed cable permits a more economical cable implementation for low-speed/low-cost peripherals such as mice and keyboards. The following sections detail the characteristics of each cable type.

USB System Architecture


Low-Speed Cables

Figure 3-2 illustrates the cross section of a low-speed cable, sometimes referred to as a sub-channel cable. These cables are intended only for 1.5Mb/s signaling and are used in applications where the wider bandwidths are not required.

The differential data signaling pair may be non-twisted 28 AWG stranded conductors. In addition, low-speed cables require an inner shield (with the conducting side out) and drain wire that contacts the inner shield. The drain wire is attached to the plug and socket case. The outer shield is recommended but not required by the specification.

Low-speed cables are limited in the specification to 3.0 meters and must have the maximum propagation delay no greater than 18ns (one-way). The maximum cable length is a function of the maximum rise and fall times defined for low-speed signaling and the capacitive load seen by the low-speed drivers. Refer to the specification for details regarding these parameters.

Figure 3-2: Cross Section of a Low-Speed Cable Segment



Chapter 3: Cables and Connectors

Full- and High-Speed Cables


Full-speed and high-speed USB devices require “twisted pair” for the differential data lines, along with inner and outer shielding and the drain wire as illustrated in Figure 3-3. The maximum propagation delay must be equal to or less than 26ns over the length of the cable when operating in the frequency range of 1-480MHz. If the cable cannot meet the propagation delay limit of 26ns then the cable must be shortened as shown in Table 3-2 (see the specification for details).

Table 3-2: Cable Propagation Delay

Cable Propagation Delay	Maximum Cable Length
9.0ns / m	3.3m
8.0ns / m	3.7m
7.0ns / m	4.3m
6.5ns / m	4.6m

The maximum cable length supported for full- and high-speed cables is 5.0 meters. This length is determined by the propagation delay of the cable as mentioned above and the attenuation of the signal pair.

Figure 3-3: Cross Section of a High-Speed Cable Segment



4

USB Cable Power Distribution

The Previous Chapter

USB defines a single connector type for attaching all USB peripherals to the host system. The previous chapter introduced some of the physical and electrical properties of USB connectors and cables.

This Chapter

This chapter discusses USB power distribution, along with issues related to bus-powered devices and the operation of self-powered devices. The chapter also discusses the role of host software in detecting and reporting power-related problems.

The Next Chapter

USB employs NRZI encoding and differential signaling to transfer information across USB cables. The next chapter discusses the low- and full-speed signaling environment, including the differential signaling and NRZI encoding techniques used by the USB. The signaling environment must also support a wide range of other signal-related functions such as: detecting device attachment and removal, suspending and resuming operation, resetting a device, and others, all of which are discussed in this chapter. Note that high-speed devices are discussed later in this book.

USB Power

All USB ports supply power for devices that are attached. Peripheral devices and hubs can be attached to a given port and use the available cable power or can implement their own power supply. This chapter details both cable- and self-powered hubs and devices.

USB System Architecture

Hubs

A major function associated with a hub is the distribution and control of cable power. Hubs may derive all power from the upstream cable or may include their own power supply for powering downstream ports. Hubs must also provide voltage regulation and ensure current is limited to downstream ports for safety considerations.

Hubs, like all USB devices, must include descriptors to specify their capabilities. A major portion of a hub's descriptor definition relates to power-related issues.

Current Budget

A fully rated port must be able to provide five units of current (500ma) to the attached device. Self-powered hubs (including the root hub) having their own local power supply can provide the maximum rated power to each port. However, bus-powered hubs have only the bus power that they receive from the upstream cable to distribute to all of their USB ports. This can severely limit the amount of current that is available for USB devices that attach to bus-powered hub ports. The minimum current available at a port is 100ma.

Hubs specify whether they are self-powered as part of their configuration descriptor as shown in Table 4-1. The shaded area shows a bit-mapped "Attribute" field that defines the hub's power implementation. Note that bit 7 is now reserved and must be set to 1. This setting in the 1.x environment indicated whether the device was bus powered.

If a device loses its external power source, it must not consume additional power from the bus to make up the deficit such that the bus power consumed exceeds the amount reported in the "MaxPower" field of the configuration descriptor. If the device cannot continue to operate with local power removed, it will no longer respond to accesses and software will be notified of the failure. USB system software may be able to detect that local power has been removed by checking device status.

Chapter 4: USB Cable Power Distribution

Table 4-1: Source of Hub Power Defined in Configuration Descriptor

Offset	Field	Size	Value	Description
0	Length	1	Number	Size of this descriptor in bytes.
1	DescriptorType	1	02h	CONFIGURATION = 2
2	TotalLength	2	Number	Total length of data returned for this configuration. Includes the combined length of all descriptors (configuration, interface, endpoint, and class or vendor specific) returned for this configuration.
4	NumInterfaces	1	Number	Number of interfaces supported by this configuration.
5	Configuration-Value	1	Number	Value to use as an argument to Set Configuration to select this configuration.
6	Configuration	1	Index	Index of string descriptor describing this configuration.
7	Attributes	1	Bitmap	Configuration characteristics D7 Reserved (must be set to 1) (Bus Powered bit in 1.x) D6 Self Powered D5 Remote Wakeup D4:0 Reserved (reset to 0) A device configuration that uses power from the bus and a local source must have a non-zero value in the MaxPower field. If a device configuration supports remote wakeup, D5 is set to one (1).
8	MaxPower	1	X2ma	Maximum amount of bus power this hub will consume in this configuration (value based on 2ma increments).

USB System Architecture


Over-Current Protection

USB ports must be current limited due to safety regulations. No more than five amps of current can be supplied to a single port due to personal safety concerns. Current protection can be ganged to multiple ports or done on a per port basis as long as the current protection satisfies the 5a limit. Note also that a bus-powered hub has only the power it receives from the cable to distribute to USB ports. In this instance, no current limiting is needed.

Voltage Drop Budget

Power may be supplied to USB peripheral devices via the cable. Voltage at a powered hub port can be no less than 4.75Vdc, while voltage at a bus-powered hub may be no lower than 4.40Vdc as illustrated in Figure 4-1. Consequently, USB devices must operate properly with as little as 4.40 volts at the upstream end of their cable.

Figure 4-1: Minimum Cable Voltage and Voltage Drop Budget



Chapter 4: USB Cable Power Distribution

Power Switching

Hubs apply power to ports in one of the following ways:

- Direct power — not switched
- Ganged switching to all ports in common
- Individual port power switching

The power switching supported by a given hub is specified within the hub's endpoint zero descriptor. Table 4-2 on page 79 shows a portion of the hub's endpoint descriptor. Note that data bits D0 and D1 at offset 3 define the power switching mode supported by the hub.

Table 4-2: Power Switching Mode Supported Is Defined by the Hub Class Descriptor

Offset	Field	Size	Description
0	DescLength	1	Number of bytes in the descriptor, including this byte.
1	Descriptor-Type	1	Descriptor Type
2	NbrPorts	1	Number of downstream ports that this hub supports.
3	HubCharacteristics	2	D1:D0 Power Switching Mode 00 Ganged power switching (all ports powered at once) 01 Individual port power switching 1X No power switching (ports always powered on when hub is on, and off when hub is off). D15:D2 Defines other hub characteristics

5 *LS/FS Signaling Environment*

The Previous Chapter

The previous chapter discussed USB power distribution, along with issues related to bus powered devices and the operation of self-powered devices. The chapter also discussed the role of host software in detecting and reporting power-related problems.

This Chapter

USB employs NRZI encoding and differential signaling to transfer information across USB cables. This chapter discusses the low- and full-speed signaling environment, including the differential signaling and NRZI encoding techniques used by the USB. The signaling environment must also support a wide range of other signal-related functions such as: detecting device attachment and removal, suspending and resuming operation, resetting a device, and others, all of which are discussed in this chapter.

The Next Chapter

USB supports four transfer types: interrupt, bulk, isochronous, and control. These transfer types and the process used to initiate and perform them are described in the next chapter.

Overview

The LS/FS signaling interface provides the means to support a wide variety of events including:

- Detection of LS device attachment
- Detection of FS device attachment
- Resetting the device

USB System Architecture

- Start of Packet (SOP) recognition
- End of Packet (EOP) recognition
- Differential data signaling
- Data encoding and recovery

The signaling interfaces for full-speed and low-speed devices are similar but have a few important differences that will be discussed in the following sections. Figure 5-1 illustrates the signaling interface for a hub and an attached FS device. The primary elements of the signaling interface include:

- Differential drivers
- Differential receivers
- Single-ended receivers
- Pull-down resistors on data lines at hub ($15K\Omega$)
- Pull-up resistor on D+ at full-speed device ($1.5K\Omega$)


Detecting Device Attachment and Speed Detect

Before transferring information to or from a given USB device, host software must first detect its presence. USB is designed to detect the attachment of devices to the USB, after which transactions may be initiated by host software to configure the device for normal operation.

USB hubs monitor each port to observe a connect or disconnect event. Device attachment can only be detected when power has been applied to the port. Figure 5-2 illustrates a USB port interface when no device is attached. The pull-down resistors on the D+ and D- lines ensure that both data lines are near ground. When no device is attached, the single-ended receivers detect an electrical low on both data lines. USB devices must include a pull-up resistor on either D+ or D- (depending on its speed) to enable connect detection.

Chapter 5: LS/FS Signaling Environment

Figure 5-1: Signaling Interface USB Hub and Attached USB Full-Speed Device



USB System Architecture

Figure 5-2: Hub Port with No Device Connected





Figure 5-3 on page 97 depicts the D+ and D- state changes that occur during the attachment sequence. The sequence presumes that a full-speed device has been previously attached to a hub port prior to power being applied to the port (this would be the case during system power-up). The initial state of the port is un-powered and the sequence begins with software applying power to the port. Several delays exist that software must be aware of so that hub status is not checked prior to the device signaling connect and the hub detecting the connection event and setting connect status. These timing events are:

- Δt_1 — specifies the time required for a hub to apply valid power to a port once a SetPortPower command has been issued. This value is reported by hubs via their hub class descriptor.

Chapter 5: LS/FS Signaling Environment

- Δt_2 — specifies the delay from port power valid till D+(D-) is pulled above V_{IH} at the hub port receiver.
- Δt_3 — this interval ensures that the signals are debounced. This debounce interval is enforced by software, after which software can safely check hub status to determine if a device is attached to the port just powered. Note that this parameter is defined for hot plug purposes. In this instance, the power pins make contact first when a device is plugged into a hub port and the data lines connect last. The data lines will make and break contact due to the connectors scraping together as the plug is inserted, thus causing the signals to bounce.
- Δt_4 — after D+(D-) has settled (during Δt_3) the bus assumes the idle state until Δt_3 has expired. During this time the device enters the suspended state after 3ms of bus idle.
- Δt_5 — software issues a PortReset command to the hub, which in turn signals RESET by driving D+ and D- on low for >10 ms and <20ms. This forces the device into its default state.
- Δt_6 — this interval is called reset recovery time. The hub sets status when it is ready for access following reset. During this interval the device will enter its suspend state.

Figure 5-3: Connect Sequence from Port Power through Device Reset



6 *LS/FS Transfer Types & Scheduling*

The Previous Chapter

USB employs NRZI encoding and differential signaling to transfer information across USB cables. The previous chapter discussed the low- and full-speed signaling environment, including the differential signaling and NRZI encoding techniques used by the USB. The signaling environment must also support a wide range of other signal-related functions such as: detecting device attachment and removal, suspending and resuming operation, resetting a device, and others, all of which were discussed in the previous chapter.

This Chapter

USB supports four transfer types: interrupt, bulk, isochronous, and control. These transfer types and the process used to initiate and perform them are described in this chapter.

The Next Chapter

Every transfer broadcast over the USB consists of a combination of packets. These packets are combined to define individual transactions that are performed as part of a larger transfer. Each transaction type is defined, along with the individual packets that compose it.

Overview

Each endpoint within a given USB device has particular characteristics that dictate how it must be accessed. The transfer characteristics relate to the requirements of the application. The following four transfer types have been defined by the USB specification, each of which reflects the nature of transfers that may be required by a USB device endpoint:

USB System Architecture

- **Interrupt transfer** — an interrupt transfer is used for devices that are typically thought of as interrupt-driven devices in legacy PC implementations. USB devices that are interrupt driven must be polled periodically to see if the device has data to transfer. For example, in legacy PC systems a hardware interrupt is generated each time a key is pressed on the keyboard to notify the processor that it must execute a software interrupt routine to service the keyboard, whereas a USB keyboard is polled periodically to determine if keyboard data (e.g., resulting from a key being pressed) is ready to be transferred. The polling rate, of course, is critical; it must be frequent enough to ensure that data is not lost but not so frequent that bus bandwidth is needlessly reduced.
- **Bulk transfer** — a bulk transfer is used for transferring large blocks of data that have no periodic or transfer rate requirement. An example of a bulk transfer is a print job being transferred to a USB printer. While transfer speed is important for performance, a print job delivered slowly does not result in lost or corrupted data.
- **Isochronous transfer** — an isochronous transfer requires a constant delivery rate. Devices that use isochronous transfers must ensure that rate matching between the sender and receiver can be accomplished. For example, a USB microphone and speaker would use isochronous transfers to ensure that no frequency distortion results from transferring data across the USB.
- **Control transfers** — control transfers are used to transfer specific requests to USB devices and are most commonly used during device configuration. A special transfer sequence is used to pass requests (commands) to a device, sometimes followed by a data transfer, and always ending with completion status.

A given device may have a collection of endpoints, each of which may support a different transfer type. For example, when a file manager program accesses a USB-based CD-ROM, the data endpoint is defined as a bulk transfer endpoint, whereas accesses performed by a CD audio program would require isochronous transfers be performed from a data endpoint.

Client Initiates Transfer

During the configuration process, the USB driver reads the device descriptors to determine the type of endpoints that a given device requires for its function. The USB driver determines if sufficient bus bandwidth is available to accommodate all endpoint transfer requirements. If the bandwidth is available, the USB driver establishes a communications pipe with the bus bandwidth reservation associated with the pipe. The driver also appraises the appropriate USB device driver that the communications pipe exists for its use.

Chapter 6: LS/FS Transfer Types & Scheduling

Communications Pipes

Figure 6-1 on page 120 illustrates the concept of the communications pipes that have been established for the client driver to communicate with its function. The communications pipes remain inactive until the client requests a transfer via one of the pipes. Note also that the USB device driver knows only about communications pipes and the endpoints that it must communicate with, and is not aware of the nature of the low-level USB transfer mechanisms.


The USB specification classifies a communications pipe as either a stream or a message pipe:

- Streaming pipes — The characteristic of a streaming pipe is that USB imposes no particular format relative to the actual data being transferred. Isochronous, Interrupt, and bulk endpoints fall into this category. Data delivered to or from these endpoints may have specific structures or formats, but these would be class or vendor-specific.
- Message pipes — A message pipe has a specific structure defined by USB. Communication with a control endpoint requires a specific structure and sequence, and the data patterns sent to the endpoint define requests or commands that are issued to a device. These requests specify that the device must take some action.

Note that in Figure 6-1 on page 120 the pipe at the top of the illustration is targeting endpoint zero (the default control endpoint) that every device must implement. This communications pipe is bidirectional to allow messages to be passed in both directions. The other transfer pipes are always unidirectional. This means that a device such as a read/write mass storage device must implement two endpoints for bi-directional data transfer: one for reads and one for writes.

USB System Architecture

Figure 6-1: Communications Pipes Between Client Software's Memory Buffer and Device Endpoints




Communication Initiated by I/O Request Packets

Refer to Figure 6-2 on page 121. A USB device driver calls the USB driver to start a transfer. The client transfer request is referred to as an I/O Request Packet, or IRP. The IRP results in a transfer being performed over the USB. The USB driver allocates the amount of bus bandwidth that is given to this transfer during each frame. The transfer request may take numerous frames to complete.

The host controller driver schedules all IRPs that are presented to it by the USB driver. The host controller then performs the individual transfers that have been scheduled, by performing multiple transactions (reads from or writes to the target USB device) during each frame until the transfer completes.

Chapter 6: LS/FS Transfer Types & Scheduling

Figure 6-2: Client Request Converted to USB Transactions



Frame-Based Transfers

Since the USB is shared by a wide variety of devices, a mix of USB transfer types will likely be performed during each 1ms frame. Since interrupt and isochronous transfers must occur at fixed intervals, they have a special priority during the execution of each frame. The specification states that a maximum of 90% of the USB bandwidth can be devoted to periodic (interrupt and isochronous) transfers, while control transfers have a 10% reservation during each frame. Bulk transfers are allocated the remainder of the available bandwidth.

7

Packets & Transactions

The Previous Chapter

The previous chapter introduced and described the four transfer types supported by USB: interrupt, bulk, control, and isochronous. The purpose of the transfers and their capabilities and limitations were also discussed.

This Chapter

Every transfer broadcast over the USB consists of a combination of packets. These packets are combined to define individual transactions that are performed as part of a larger transfer. Each transaction type is defined, along with the individual packets that compose it.

The Next Chapter

Interrupt, bulk, and control transfers require that the successful delivery of data be verified by USB. CRC and other error checking is performed to verify data delivery and if errors occur retries of the failed transmission are performed. This chapter discusses the various sources of errors and the error detection mechanisms used by USB to identify them, and the error recovery that is performed to overcome them.


Overview

The previous chapter discussed the various transfer types used to communicate with endpoints within a device. Transfers are performed across the USB using one or more transactions consisting of a series of packets. Figure 7-1 on page 142 illustrates the relationships between the various layers involved in performing a transfer — from the USB device driver's request to perform a transfer (IRP) to the resulting packets that are transmitted across the USB wire to or from the device. This chapter deals with individual transactions that are initiated by the

USB System Architecture

host to transfer data to or from the target USB device. Each transaction consists of one or more packets that are transmitted over the USB wire.

Figure 7-1: The Layers Involved in USB Transfers



Chapter 7: Packets & Transactions

Packets — The Basic Building Blocks of USB Transactions

Transactions typically consist of three packets as illustrated in Figure 7-2. However, a transaction may consist of one, two, or three packets depending on the type:

- **Token Packet** — Each transaction begins with a token packet that defines the target device, endpoint number, and the direction of the data transfer. The Start of Frame (SOF) token contains the current frame number that is broadcast to all full-speed devices. This is the only token packet that does not target a specific device.
- **Data Packet** — The data consists of a data packet that carries the payload associated with the transfer. A data packet can carry a maximum payload of 1023 bytes of data (isochronous transactions) during a single transaction; while the other transfer types have maximum data payloads of 64 bytes at full speed.
- **Handshake Packet** — all USB transfers (except isochronous) are implemented to guarantee data delivery, and include a handshake packet to verify a successful data transfer. If a packet error occurs, no handshake packet is returned to the sender and an error is flagged. The host is permitted to retry transactions that incur errors until the error count reaches three. (See Chapter 8, entitled "Error Recovery," on page 167 for a detailed explanation of the error handling.)

Figure 7-2: Many USB Transactions Consist of Three Phases





Figure 7-3 illustrates the basic format of a USB packet. Immediately preceding each packet is a synchronization sequence that permits USB devices to synchronize to the data rate of the incoming bits within the packet. The type of packet is defined by a bit pattern called a packet ID (PID). Following the PID is packet-specific information (e.g., an address or data) that varies depending on the

USB System Architecture

packet type. Finally, each packet ends with a sequence of Cyclic Redundancy Check (CRC) bits, used to verify correct delivery of the packet-specific information. The end of each packet is identified by an end of packet (EOP). Each type of packet is detailed in the following sections.


Figure 7-3: Packet Format



Synchronization Sequence

Figure 7-4 illustrates the synchronization sequence. The synchronization sequence consists of eight bits starting with seven consecutive logic 0s and ending with a logic 1. Since zeros are encoded with transitions of the differential data lines, the seven zeros each create a transition during each bit time, thus providing a clock that can be synchronized to. The synchronization sequence also alerts USB receivers that a packet is being sent, which will immediately follow the 8-bit synchronization sequence.

Figure 7-4: Synchronization Sequence



Chapter 7: Packets & Transactions

Packets can be broadcast at a full speed (12Mb/s) bit rate or a slow speed (1.5Mb/s) bit rate depending on the speed of the device being accessed. The USB receiver must detect the logic state of each bit value within the packet by sampling the data lines at the correct point during each bit time. The synchronization sequence is transmitted at the transfer speed being used, allowing the receiver to synchronize to either incoming data rate.

A variation to the packet sequence occurs when the host sends a low-speed packet to a low-speed target device. Recall that slow-speed USB devices cannot communicate at full speed. As a result, low-speed cables carry only low-speed transactions. USB hubs prevent full-speed packets from reaching low-speed devices by keeping low-speed ports disabled until a low-speed transaction is to be performed. This is accomplished with a special packet called a preamble packet that is used specifically to command hubs to enable their low-speed ports. Further, hubs must be given time to enable their low-speed ports after they receive the preamble packet. See “Preamble Packet” on page 154 for details.

When the low-speed packet transfer completes, the hub ports to which low-speed devices are attached once again are disabled from sending packets to low-speed devices. Note that the hub ports remain enabled in the upstream direction so that low-speed devices can respond to any form of host request.

Packet Identifier

Packet identifiers define the purpose and thus the format and content of a given packet. Packets are grouped into three major categories:

- **Token Packets** — Token packets are sent at the beginning of a USB transaction to define the target device and endpoint address (i.e., endpoint number + direction of transfer).
- **Data Packets** — These packets follow token packets during transactions that require data payloads be transferred to or from USB devices.
- **Handshake Packets** — Handshake packets are typically sent by the device that receives the data, thus providing feedback to the sender to verify the success of the data transfer. In some cases, the USB device being requested to send data to the system may send a handshake packet to indicate that it currently has no data to send.
- **Special Packets** — Currently the only special packet defined for low- or full-speed devices is the preamble packet used to enable low-speed ports prior to sending a downstream low-speed packet.

8

Error Recovery

The Previous Chapter

Every transfer broadcast over the USB consists of a combination of packets. These packets are combined to define individual transactions that are performed as part of a larger transfer. Each transaction type was defined, along with the individual packets that compose it.

This Chapter

Interrupt, bulk, and control transfers require that the successful delivery of data be verified by USB. CRC and other error checking is performed to verify data delivery and if errors occur, retries of the failed transmission are performed. This chapter discusses the various sources of errors and the error detection mechanisms used by USB to identify them, and the error recovery that is performed to overcome them.

The Next Chapter

USB devices support power conservation by entering a suspended state. The next chapter discusses the ways that devices are placed into the suspended state under software control. It also discusses how software re-awakens devices, and how a device such as a modem can initiate a wakeup remotely.

Overview

A variety of error conditions are detectable by hardware during the transfer of data across the USB. The previous chapter introduced the handshake packet that has been designed into the USB transaction protocol to verify that a packet has been successfully received. This chapter details all the USB error checking mechanisms and describes the related error recovery procedures. Error checking mechanisms supported by the USB include:

- Packet error checks
- False EOP

USB System Architecture

- Bus time-out (no response)
- Data toggle error checks
- Babble — transactions occurring beyond end of frame
- LOA — loss of activity on bus

Packet Errors

The USB devices detect three types of packet errors:


- Packet ID (PID) checks
- Cyclic Redundancy Checks (CRC)
- Bit stuff errors

If any of these error conditions exist, the receiver of the packet must ignore the packet and not respond to it in any manner. The receiver consequently never sends a packet back to the transmitter if the packet just received contains an error. Note that the type of packet error detected is not significant to the USB devices or host as it relates to error recovery. However, the host system may capture statistics regarding the nature of packet failures. The following sections discuss each form of packet-related error.

PID Checks

Each packet broadcast over the USB starts with a Packet ID (PID) consisting of four bits and is followed by a PID check field as illustrated in Figure 8-1. The check field is the PID inverted (1's complement). All potential USB target devices must perform the PID check and ignore the packet if an error is detected, since the definition of the packet is unknown.

Figure 8-1: PID Check



CRC Errors

Each packet contains CRC bits used to validate the information sent following the Packet ID field. The nature of this information varies depending on the packet type. Each packet contains either 5 or 16 CRC bits, which is determined by the packet's potential size and its type. Refer to Table 8-1.

Table 8-1: Packet Type and CRC

Packet Type	Fields	Max. Size of Fields	Number of CRC bits
Start of Frame	frame number	11 bits	5
IN	device and endpoint address	11 bits	5
OUT	device and endpoint address	11 bits	5

USB System Architecture

Table 8-1: Packet Type and CRC

Packet Type	Fields	Max. Size of Fields	Number of CRC bits
SETUP	device and endpoint address	11 bits	5
DATA0	data payload	1023 bytes	16
DATA1	data payload	1023 bytes	16
ACK	NA — packet ID only	NA	NA
NAK	NA — packet ID only	NA	NA
STALL	NA — packet ID only	NA	NA
PREAMBLE	NA — packet ID only	NA	NA

The 5-bit CRC field for the token packets is based on a generator polynomial:

$$G(X) = X^5 + X^2 + 1$$

The bit pattern representing this polynomial is 00101b. The 5-bit residual at the receiver will be 01100b if all bits are received correctly.

The 16-bit CRC field for the data packets is based on the generator polynomial:

$$G(X) = X^{16} + X^{15} + X^2 + 1$$

The bit pattern representing this polynomial is 1000000000000101b. If the data is received without errors, then the 16-bit residual will be 1000000000001101.

Note that the CRC bit stream will contain stuffed bits if the CRC contains six consecutive 1s.

Bit Stuff Errors

Bit stuffing ensures that the sender and receiver of NRZI data maintain synchronization by forcing a transition into the data stream after detecting six consecutive 1s. See the heading entitled “Bit Stuffing” on page 112 for details.

USB receivers expect to see a guaranteed transition (stuffed bit) in the data stream after six consecutive 1s. If a stuffed bit is not present, this indicates that

the packet has been corrupted or that the sender is not properly generating stuffed bits, or that the receiver is not decoding the NRZI data correctly.

Packet-Related Error Handling

Any one of the packet-related errors results in the same device behavior. In every instance, the receiver of a corrupted packet must ignore the packet and not respond. The error handling method, however, varies depending on the transaction and which packet of a given transaction is corrupted.

Token Packet Errors

IN Packet Errors. Consider an IN packet during which some form of packet error occurs. Since an error is detected in the token packet, it is ignored by the target device and no response is returned to the host. The host expects either a data or handshake packet to be returned in response to the IN token. However, since the target does not respond, the host will detect a bus time-out and the transaction fails. The host is then responsible for retrying the failed transaction.

OUT or SETUP Packet Errors. If an OUT or SETUP packet is being broadcast by the host when a packet error is detected, the host will follow the token packet with a data packet. The target may decode the data packet without error, but may not be able to verify that it is the intended recipient (due to an address CRC error), or may not be able to detect the meaning of the data packet (due to a PID check error). Since the target does not respond to the OUT token nor the following data packet, the host detects a bus time-out and knows and that the transaction has failed. The host then reschedules the transaction.

Data Packet Errors

During OUT or SETUP Transactions. Errors occurring within data packets cause the receiving device to discard the data and not respond to the sender. During an OUT transaction, the target, having detected a data packet error, will not respond with a handshake. The resulting time-out tells the host of the failed write. The host then retries the transaction later.

During IN Transactions. During IN transactions, valid data is returned by the target but the host receives a corrupted data packet. Since the host does not respond with an ACK handshake, the target is informed that the host did not receive the data. The host then must retry the transaction.

9

USB Power Conservation

The Previous Chapter

Interrupt, bulk, and control transfers require that the successful delivery of data be verified by USB. CRC and other error checking is performed to verify data delivery, and if errors occur, retries of the failed transmission are performed. The previous chapter discussed the various sources of errors and the error detection mechanisms used by USB to identify them.

This Chapter

USB devices support power conservation by entering a suspend state. This chapter discusses the ways that devices are placed into the suspend state under software control. It also discusses how software re-awakens devices, and how a device such as a modem can initiate a wakeup remotely.

The Next Chapter

The next chapter provides a brief introduction to high-speed device operation and sets the stage for a detailed discussion of the high-speed environment.

Power Conservation — Suspend

Suspend is designed to reduce overall power consumption under software control. USB supports two types of suspend:

- Global suspend — all USB devices are placed into the suspend state
- Selective suspend — selected devices are placed into the suspend state

When a device enters its suspend state it must consume no more than 500 μ A of current. Devices enter suspend after 3ms of no bus activity. Normally devices are kept from entering the suspend state because they receive a SOF token at the beginning of every 1ms frame, even if no other USB traffic is occurring.

USB System Architecture

Low-speed devices however, see only low-speed traffic, meaning that they do not see the SOF packet nor any full-speed transactions. Consequently, hubs must signal an idle to K state transition on all low-speed ports at intervals of less than 3.0ms to prevent low-speed devices from inadvertently entering the suspend state. To this end the specification minimally requires that the hub signal a low-speed EOP to all low-speed devices at the beginning of each frame.

Device Response to Suspend

When devices enter the suspend state, they must preserve their state and consume no more than an average of 500 μ a of current, or 2.5ma for high-power devices that are enable to generate remote wakeup. The specified current draw must not exceed the specified current limit when averaged over an interval of 1 second. A momentary current spike is permitted for configured devices during the averaging interval, but must not exceed the device's power allocation (specified in the max power field of the configuration descriptor). This limit includes the current draw associated with the pull-up and pull-down resistors on the D- and D+ lines.

Some devices may need to awaken the system in response to an external event. For example, a modem function could be designed to awaken the system when it receives a "ring indicate" from an external line. It would then be necessary to notify system software that the modem requires attention.

Hub Response to Suspend

When a hub detects greater than 3ms of inactivity on its upstream port, it must also enter the suspend state. Since the hub has detected no bus activity for 3.0ms, by definition no activity will have been broadcast to any of the hub's downstream ports for 3ms. All downstream ports, along with the hub itself, will detect the suspend state at approximately the same time.

Upon detecting suspend, hubs take the following actions:

- place their repeaters into the wait for start of packet (WFSOP) state
- float all output drivers
- maintain static values of all control and status bits
- preserve current state info for all downstream ports

All internal clocks are stopped and power consumption from the hub function is reduced to a minimum.

Chapter 9: USB Power Conservation

Since each device attached downstream also enters the suspend state, each device can each draw up to 500 μ a. This means that the hub itself may draw Configured bus-powered hubs may also draw up to 2.5ma with devices attached to it downstream ports. Unconfigured hubs like all other unconfigured devices must limit current draw to 500 μ a. Further, when in the suspend state, hubs must be able to supply the maximum current defined for their downstream ports to support remote wakeup. That is, a device may drive the bus during suspend to wake up the system as will be discussed later in this chapter.

Global Suspend

Global suspend places the entire USB network of devices into the suspend state from the top down. This provides for minimum power consumption from the USB. The host initiates global suspend typically in response to a prolonged period of bus inactivity.

Initiating Global Suspend

Global suspend is initiated when all downstream traffic from the root hub is terminated. This is done under software control by issuing a global suspend request to the root hub's control endpoint. All USB devices (hubs and functions) automatically enter the suspend state when they encounter 3.0ms of inactivity.

Resume from Global Suspend

Devices awaken from their suspend state when they detect resume signaling on the bus. Resume is signaled by a non-idle state (K state), initiated in the following ways:

- by the root hub, causing the resume signaling to occur on all downstream cable segments.
- by a device on any downstream cable segment attached to an enabled port, causing the hub to reflect the resume signaling back to that port, to all other enabled ports downstream, and upstream to its root port.
- by device attachment.
- by device detachment.
- by reset, causing all devices to be reconfigured.

The following sections discuss the methods of handling suspend and resume.


USB System Architecture

Resume Initiated by Host

Host software may initiate USB wakeup by issuing a resume request to the root hub. The root hub responds by signaling resume to all downstream ports that are enabled as illustrated in Figure 9-1 on page 198. The resume signaling must be maintained for 20ms to give each attached device sufficient time to recover from suspend and be ready to receive transactions. The root hub ends resume signaling by driving an EOP for two low-speed bit times.

Downstream hubs that receive the 20ms of resume signaling must also propagate the resume signaling to all of their enabled downstream ports as illustrated in Figure 9-1.

Figure 9-1: Host Initiated Resume



Chapter 9: USB Power Conservation

Remote Wakeup from Device

A device in the suspend state may respond to an external event by signaling a wakeup to the system via the USB. Resume signaling is initiated by the device by driving a K state (non-idle) onto the bus. The actions taken by the hub are:

- signal resume to upstream port
- signal resume to all enabled downstream ports
- reflect resume signaling back to the originating device

Figure 9-2 illustrates the sequence of events and describes the timing associated with device initiated resume. The following steps and timing apply:

1. A K state is signaled by the device to the hub port (t_0).
2. The port detects the resume signaling.
3. Resume signaling is broadcast by hub 7 to its upstream port and to all enabled downstream ports within 900 μ s of receiving the resume (t_1).
4. Hub 2 signals resume to all of its enabled ports within 900 μ s of receiving the resume from hub 7.
5. Hub 7 ceases driving resume in the upstream direction within 1-15ms of t_0 , but not earlier than 100 μ s and reverses connectivity. This is referred to as t_2 .
6. Hub 2 ceases driving resume in the upstream direction within 10ms of receiving resume from hub 7, but not earlier than 50 μ s.
7. When the root hub detects the resume signaling, it initiates 20ms of resume signaling downstream to all ports, including the originating port.
8. The root hub terminates resume signaling by driving two low-speed EOPs.

Note that during the interval between t_0 and t_2 , the host may have started driving resume signaling from the upstream direction, while the downstream hub is still driving resume signaling. Since it is acceptable to drive both ends of a bus segment to the same state, no problem is encountered.

Remote Wakeup via Hub Port Event

Remote wakeup may be signaled by a hub if it is enabled to produce a remote wakeup. In this case, when a hub detects a status change event (a bit is set in either the hub port status or status change register), it signals wakeup to the system in the same fashion as described for remote wakeup. See “Port Status Fields” on page 457 and “Port Change Fields” on page 459 for definition of the events that can cause a hub to generate remote wakeup.

10

Overview of HS Device Operation

The Previous Chapter

USB devices support power conservation by entering a suspend state. The previous chapter introduced the ways that devices are placed into the suspend state under software control. It also discussed how software re-awakens devices, and how a device such as a modem can initiate a wakeup remotely.

This Chapter

This chapter provides a brief introduction to high-speed device operation and sets the stage for a detailed discussion of the high-speed environment.

The Next Chapter

High-speed capable devices must also be able to communicate in the full-speed signaling environment. High-speed devices add many extensions to the full-speed environment to permit reliable signaling at a 480Mb/s rate. The next chapter introduces the principles associated with USB high-speed signaling and the methods used to switch between full- and high-speed operation.

Overview

High-speed device operation is different from low- and full-speed device operation in many ways beyond the obvious difference of transmission rate. Perhaps the most important difference is that low- and full-speed devices must operate at both high- and full-speed. This ensures that high-speed devices operate in systems that are USB 1.x compliant as well as USB 2.0 systems.

USB System Architecture

New High-Speed Device Features

High-speed devices can only take advantage of their HS capability when installed in 2.0 compliant systems. New high-speed devices may also function in 1.x systems but full-function operation is not required. Below is a list of new features and major changes associated with HS capability.

- New host controller designs are required.
- New system software including the USB bus driver and host controller driver is required to support high-speed devices.
- New client drivers for high-speed devices are required.
- Periodic transactions are scheduled on the basis of 125 μ s intervals called microframes, rather than the 1ms frames.
- New maximum data packet payloads are defined for isochronous, interrupt, and bulk transfers.
- New packet types are defined for the data, handshake, and special packet categories.
- High bandwidth transactions are defined for isochronous and interrupt endpoints.
- Error detection mechanisms are the same concepts as 1.x; however, timing-related parameters have been adjusted for the higher bit rate.
- High-speed transceivers have been changed to support the faster bit rate, while maintaining compatibility with full- and low-speed signaling.
- High-speed hubs must support all three device speeds.
- High-speed hubs use split transactions when communicating with full- and low-speed devices.
- New device descriptors have been added, and some modifications have been made to existing descriptors.
- New control transfers requests have been defined.

1.x USB Device Support

USB 2.0 provides two aspects of 1.x support:

- High-speed devices can be attached to 1.x hub ports and accessed at full speed.
- Low- and full-speed devices can be attached to high-speed capable ports and accessed at their native speed.


Figure 10-1 on page 215 depicts a 2.0 system topology that includes both high-speed and full-speed hub ports.

Chapter 10: Overview of HS Device Operation

High-speed devices operate normally when attached to high-speed ports. However, when a high-speed device is attached to a 1.x hub port it can only operate at full-speed. Note that the device may not have full functionality in this case.

When a 1.0 or 1.1 compliant device is attached to a high-speed capable device, the hub configures its signaling interface so that it can communicate at the required speed. In this way, high-speed capable hub ports provide complete back compatibility to older version USB devices.

Figure 10-1: USB 2.0 Example Topology



USB System Architecture

The 2.0 Host Controller

The 2.0 host controller (Enhanced Host Controller Interface) specification was released at the time of this writing. After the host controller specification is released, MindShare will document the features and functions of the controller and make it available for download. See www.mindshare.com for details.

11

The High-Speed Signaling Environment

The Previous Chapter

The previous chapter provided a brief introduction to high-speed device operation and was intended to set the stage for a detailed discussion of the high-speed environment starting with this chapter and others that follow.

This Chapter

High-speed capable devices must also be able to communicate in the full-speed signaling environment. High-speed devices add many extensions to the full-speed environment to permit reliable signaling at a 480Mb/s rate. This chapter introduces the principles associated with USB high-speed signaling and the methods used to switch between full- and high-speed operation.

The Next Chapter

The next chapter introduces the changes brought about by the USB 2.0 specification. The transfers defined in USB 1.0 have the same primary characteristics in the high-speed environment; however, some changes have been made such as new packet sizes. Also, new features have been added to the high-speed environment such as high-bandwidth transfers and the ping protocol. These and other changes are reviewed in this chapter.

Overview


High-speed devices must be able to operate at both full-speed and high-speed. This ability ensures that any high-speed device attached to a 1.x port (i.e., root ports in 1.x system or 1.x hub ports) will work properly. This requirement is

USB System Architecture

important for compatibility with the large number of existing 1.x hubs and systems. Similarly, high-speed hubs must support low-, full-, and high-speed devices attached to their downstream ports to ensure compatibility with all USB devices. Figure 11-1 on page 218 summarizes the required port speed capabilities of each high-speed hub and device transceiver.

High-speed hubs must be able to detect whether they are connected to a full-speed or high-speed port and operate correctly at that speed. When the high-speed hub is connected to a high-speed port, it must be able to detect whether a high-speed/full-speed/low-speed device is attached and perform transactions to devices at their speed.

Figure 11-1: High-Speed Capable Ports Must Support a Variety of Speeds



Chapter 11: The High-Speed Signaling Environment

The high-speed signaling interface must include the necessary features to support the appropriate upstream port speed and perform a variety of other signaling events. The high-speed interface must be capable of:

- Dynamic transition between different interface speeds
- High-speed device detection (handshake between high-speed hub and device)
- Detecting high-speed device disconnect (hub ports only)
- Signaling (hubs only) and detecting high-speed reset
- Supporting high-speed differential signaling (including impedance matching)
- Signaling and detecting high-speed start of packet
- Signaling and detecting high-speed EOP
- Supporting suspend and resume operation and signaling


Each of the signaling functions listed above will be discussed later in this chapter. Figure 11-2 illustrates the high-speed transceiver interface. The interface components in the lighter shade are used in the 1.x transceivers, and the darker shade represents components that have been added to support high-speed signaling. The differential receivers are illustrated with both shades because in this example they operate at all three speeds.

Detecting High-Speed Device Attachment

High-speed hub ports must be able to detect when a low-speed, full-speed, or high-speed device has been connected to the port. High-speed devices initially appear as full-speed devices when attached to a high-speed port. The high-speed port and the high-speed devices must then perform a handshake to identify the high-speed device. If the handshake fails, the high-speed device defaults to full-speed operation. The sequence of events is illustrated in Figure 11-3 and presumes that power has already been applied to the port. This sequence is identical to that which occurs when a full-speed device is attached except for the handshake (called the chirp sequence) that occurs during device RESET.


USB System Architecture

Figure 11-2: High-Speed signaling Interface



Chapter 11: The High-Speed Signaling Environment

Figure 11-3: Sequence of Events from Device Connect to High-Speed Operation



Initial Device Detection

Full- and high-speed devices both have a $1.5K\Omega$ on the D+ line. When the device is connected, power is applied to the cable, the device, and the pull-up on D+, causing the voltage to rise above V_{IH} at the hub receiver. Software then polls the hub and detects full-speed device attachment.

Device Reset and the Chirp Sequence

After software detects that a full-speed device is connected, it issues RESET to the hub via the ResetPort command, which causes the hub to drive a SE0 (both D+ and D- low) for $>10ms$. If a high-speed capable device is attached, the chirp sequence begins. Figure 11-4 on page 223 depicts the chirp sequence. Each step in the chirp sequence is detailed in the following enumerated list:

1. Hub drives RESET, which is T_0 for the chirp sequence.
2. The high-speed device detects RESET and signals a Chirp K. signaling

12

HS Transfers, Transactions, & Scheduling

The Previous Chapter

High-speed capable devices must also be able to communicate in the full-speed signaling environment. High-speed devices add many extensions to the full-speed environment to permit reliable signaling at a 480Mb/s rate. The previous chapter introduced the principles associated with USB high-speed signaling and the methods used to switch between full- and high-speed operation.

This Chapter

This chapter introduces the changes brought about by the USB 2.0 specification. The transfers defined in USB 1.0 are also used in 2.0 implementations and have the same primary characteristics in the high-speed environment; however, some changes have been made such as new packet sizes. Furthermore, new features have been added to the high-speed environment such as high-bandwidth transfers and the ping protocol. These and other changes are reviewed in this chapter.

The Next Chapter

Error detection and handling during high-speed transactions is very similar in concept to the low- and full-speed error detection methods. However, due to the faster clock rates, several of the timing parameters must be changed to support error detection implementations such as time-out values and babble detect. These issues are discussed in the next chapter.

USB System Architecture

Overview

High-speed transfer types are the same as those used by full- and low-speed devices and include:

- isochronous
- interrupt
- bulk
- control

Although these transfers are the same as those defined by USB 1.x, in some cases the high-speed transactions have new characteristics that are designed to improve performance. Also, note that high-speed packets differ from their full-speed cousins in the following ways:

1. The synchronization sequence at the beginning of each packet is 4 bytes in length rather than 1 byte.
2. EOP is 1 byte rather than 2 bits.

Consequently, packet overhead associated with high-speed transaction are higher.

This chapter describes the characteristics of the high-speed transfers and transactions, and describes the mechanisms used for scheduling and executing them. Since isochronous and interrupt transfers have important characteristics in common, they will be discussed in the section entitled “Periodic Transfers,” while bulk and control transfers are discussed in the section entitled “Non-Periodic Transfers.”

High-Speed Transaction Scheduling

All high-speed devices share bus bandwidth when the devices are attached to ports of the same controller. High-speed transactions also use the same token, data, and handshake protocol that is used with full- and low-speed transactions. Software calculates the time required to perform transactions and schedules transactions to be completed during each microframe.

Chapter 12: HS Transfers, Transactions, & Scheduling

Microframes

High-speed bandwidth is allocated by software on the basis of 125 μ s intervals called microframes. Periodic transfers are restricted to no more than 80% of the 125 μ s bandwidth, and control transfers are guaranteed 20% of the bandwidth. Bulk transfers have no reserved bandwidth and will be performed after all scheduled transfers and after any control transfers that software has scheduled for the current microframe.


Theoretical HS Bandwidth

The transfer rate of 480Mbits/s yields 40 times more bandwidth than full-speed transfers at 12Mbits/s. The characteristics of high-speed transfers include the following statistics:

- ~2.08ns bit times
- 60,000 bit times/ μ frame (7,500 bytes)
- 480,000 bit times/1ms macroframe (60,000 bytes), or 60MB/s

Figure 12-1 graphically shows the bandwidth differences between the theoretical bandwidth of the full-speed and HS signaling environments. Five times more data can be transferred during a much shorter 125 μ s period at HS than a 1ms period at full speed.

Figure 12-1: Bandwidth Difference Between Full-Speed Frame and High-Speed Microframe



USB System Architecture

The theoretical HS bandwidth of 60MB/s is of course considerably more than actual data bandwidth. However, greater bus throughput and efficiency is possible with high-speed transfers due to larger packet sizes and new transactions defined for high-speed. Note that the same primary packets are used for high-speed, full-speed, and low-speed transactions; thus, the overhead associated with the packets themselves remains the same. Bandwidth issues associated with each transfer type are discussed in the corresponding sections later in this chapter.

Periodic Transfers

Both isochronous and interrupt transfers must be scheduled on a periodic basis. Isochronous transactions are scheduled every μ frame, and interrupt transactions occur at specified polling intervals. These transfer types ensure throughput at the periodic rate, making them useful for USB applications that need specific bandwidth to perform adequately.

High-Speed Isochronous Transfers

Several changes have been made to the isochronous transfer type including:

- Maximum packet size changed from 1023 to 1024 bytes
- High bandwidth capability
- New data packet types used during high-bandwidth transfers

The following sections discuss these new features and summarize the overall characteristics of high-speed transfers.

Maximum Packet Size

Maximum packet size for HS isochronous transactions is 1024 bytes. The maximum packet size for FS isochronous transactions is 1023 bytes. Note that the 2.0 specification does not support software requests for isochronous data packets of zero bytes, but rather reserves a packet size zero encoding for a packet size of 1024 bytes.

Isochronous Bandwidth/Performance

A single isochronous transaction is permitted per endpoint during a single μ frame in the standard implementation. The maximum data rate of an isochronous transfer is a function of the:

Chapter 12: HS Transfers, Transactions, & Scheduling


- packet overhead associated with an isochronous transaction
- propagation time of each packet (between host and target device)
- device response time
- size of the data payload

Figure 12-2 on page 245 illustrates the overhead from packets and lists the overhead associated with propagation delay. The overhead from the token packet and the data packet is 8 bytes each:

Token	Data
4 byte sync	4 byte sync
1 byte PID	1 byte PID
2 byte address + EP number + CRC	2 byte CRC
1 byte EOP	1 byte EOP

Interpacket delay consists of the propagation time for the packets to travel between the host and device, plus the host controller recovery time (during OUT transactions) or the response time of the device (during IN transactions). Bit stuffing time is not included in this overhead calculation.

Figure 12-2: Isochronous Packet Overhead



The bandwidth that is available for isochronous transactions during a given μ frame is summarized in Table 12-1 on page 246. The table provides the following information:

13

HS Error

Detection and Handling

The Previous Chapter

The previous chapter introduces the changes brought about by the USB 2.0 specification. The transfers defined in USB 1.0 are also used in 2.0 implementations and have the same primary characteristics in the high-speed environment. However, some changes have been made such as new packet sizes. Furthermore, new features have been added to the high-speed environment such as high-bandwidth transfers and the ping protocol. These and other changes are reviewed in this chapter.

This Chapter

Error detection and handling during high-speed transactions are very similar in concept to the low- and full-speed error detection methods. However, due to the faster clock rates, several of the timing parameters must be changed to support error detection implementations such as time-out values and babble detect.

The Next Chapter

This chapter discusses the changes required for high-speed devices to use the full-speed suspend and resume protocol and signaling conventions.

Overview

Error checking and recovery in the high-speed environment can be summarized as follows:

- same packet error detection as performed by low- and full-speed devices.
- transaction time-outs consist of the same round-trip delays, but the some of

USB System Architecture

the delays have been changed and delay timing is specified by high-speed bit times rather than low- or full-speed bit times.

- EOF1 and EOF2 babbling device detection uses the same principles as employed by 1.x hubs, but the EOF points are also referenced to high-speed bit times.
- packet error checking and reporting is modified as necessary to support split transactions.

High-Speed Bus Time-out

Like in the 1.x environment, high-speed devices report packet errors by remaining silent when a response is expected. No response is a positive indication to the device that is awaiting a return packet that the transfer has failed. The amount of time that a device waits for a response before detecting an error is specified by the worst-case round-trip delay between the host and target device. Figure 13-1 on page 267 depicts the topology that represents the worst delay. The round-trip delay is specified in high-speed bit times and is based on following:

- The maximum number of cable hops between host and device = 6
- Maximum number of hubs = 5
- Maximum response time of function = 192 high-speed bit times
- Maximum cable propagation delay = 26ns
- Maximum hub delay = 36 bit times + 4ns

The total round-trip delay is calculated as:


- 12 cable crossings * 26ns = 312ns (~150 HS bit times)
- 10 hub crossings * 36 bit times + 4ns = 360 bit times + 40ns (~379 HS bit times)
- Maximum response time of function = 192 HS bit times

Total delay = 721 HS bit times

The specification requires that the time-out not occur any earlier than 736 HS bit times and any later than 816 HS bit times.

Chapter 13: HS Error Detection and Handling

Figure 13-1: Worst-Case Round Trip Delay Between Host and Function



When the host or device transmits a packet requiring a response, a counter is started when the packet is completely transmitted and the counter stops when the start of the return packet is detected. The counter starts when the data lines return to the squelch level indicating packet end, and stops when the data lines leave the squelch level, indicating packet start. If the counter exceeds the specified time-out period, then an error is flagged. Behavior beyond this point is identical to the low- and full-speed implementations.

False EOP

High-speed EOPs are detected by a bit-stuffing error. The specification states that a receiver is required to interpret any bit-stuffing error as an EOP. If a non EOP bit-stuffing error occurs during the transmission of a packet, a false EOP is detected along with a CRC error.

Reaction to a false EOP by the host or device is the same for low-, full-, and high-speed operation, with one exception: host behavior after detecting a false EOP. Below is a summary of host behavior in the low- and full-speed environment and in the high-speed environment:

- In the low- or full-speed environment when a false EOP is detected, the host controller waits for the packet to end and then waits for an additional 16 bit times before sending the next packet downstream. The 16 bit time delay ensures that the transmitting device will time out and recognize that an

USB System Architecture

- error has occurred in the packet just transmitted.
- In the high-speed environment if the host receives a corrupted high-speed data packet (including false EOP), it ignores any data until the data lines return to the squelch level. Upon detecting squelch, the next token packet can be sent immediately with normal inter-packet delays. Note that during high-speed operation, the host is not required to wait for the device to detect time-out before sending the next packet. In this case, the device has transferred data to the host and is unaware that a packet error has occurred, so the device is expecting a handshake packet that acknowledges successful transfer of data. However, the next packet sent by the host is a token packet that does not target the endpoint that expects the handshake. Since no handshake is received, the device presumes that the previous packet did not transfer correctly.

HS Babbling Device Detection


High-speed devices that are babbling or that have lost activity get detected via the same principle as full-speed implementations. However, the faster transmission rate and different signaling states lead to a number of changes.

Figure 13-2 on page 269 illustrates the alignment of frame timers within the hubs. The hub timers are skewed due to the propagation delay associated with the cable and hub repeaters. This ensures that the EOF1 sample points of each downstream hub fall between the EOF1 and EOF2 sample points of the hub immediately upstream. The specification states that when any hub reaches its EOF1 sample point, it “tears down upstream connectivity.” If an upstream packet is being transferred at EOF1, then the upstream port would detect abrupt packet termination, thus ensuring that no upstream packet will be observed when the EOF2 point is reached. Note that the hub port to which the babbling device is attached will detect upstream activity from the babbling device at its EOF2 point. The hub must disable the port to prevent it from interfering with the next microframe.

Note that the proper timing relationships between the EOF points from hub to hub are critical to the detection of a babbling device. The hub designer must ensure that delays associated with SOF decoding are offset by advancing the EOF points so that the timing deltas between EOF1 points are due solely to cable and hub delays.

Chapter 13: HS Error Detection and Handling

Figure 13-2: Babbling Device Detection Model



14 *HS Suspend and Resume*

The Previous Chapter

Error detection and handling during high-speed transactions is very similar in concept to the low- and full-speed error detection methods. The previous chapter discussed the error detection changes that were made in order handle to the faster clock rates. Several of the timing parameters had to be changed to support error detection implementations such as time-out values and babble detect.

This Chapter

This chapter discusses the changes required for high-speed devices to use the full-speed suspend and resume protocol and signaling conventions.

The Next Chapter

This chapter introduces the primary characteristics of a high-speed hub. It must be able to operate when attached to both full-speed and high-speed ports, and must support all device speeds on its ports.

Overview

High-speed devices use the full-speed mechanisms for suspend and resume. In order to use the full-speed resume signaling, high-speed devices must transition to full-speed operation upon entering suspend and automatically return to high-speed signaling when returning to full-power operation. This section describes the transition from high-speed to full-speed and back.

Entering Device Suspend

High-speed devices enter the suspend mode after detecting greater than 3ms of bus idle time, just as 1.x devices do. However, because both bus idle and device RESET are signaled via single-ended zero (SE0), additional logic must be employed to differentiate between these two possibilities. Another element common to both suspend and high-speed RESET is that they transition back to full-speed signaling.


- Suspend Detection — After 3ms of bus idle time the high-speed device knows that it is either being suspended or reset. If a suspend is being signaled, then the hub port will signal a full-speed idle (D+ pulled up and D- pulled down).
- RESET Detection — Recall that detecting RESET in the full-speed environment is done after observing a single-ended zero for greater than 2.5 μ s. This does not conflict with suspend signaling because bus idle and RESET are signaled differently. High-speed devices cannot detect RESET after 2.5 μ s of SE0 because this could also be a device suspend. If a RESET is being signaled by the hub port, then SE0 will continue for >10ms and <20ms.

Figure 14-1 on page 273 illustrates the process of determining whether a device will enter suspend or reset. The steps involved in transitioning to suspend are enumerated below:

1. The high-speed device transitions to full-speed operation after observing more than 3ms but before 3.125ms of HS bus idle. The device re-attaches the pull-up to D+ and turns off its full-speed drivers (thereby removing the high-speed terminations).
2. No sooner than 100ms and no later than 875ms after the transition to full-speed operation, the device samples D+ and D- to determine whether suspend or RESET is being signaled. If the full-speed bus is in the idle state (J state) then the device enters suspend and reduces current draw. If the full-speed bus is in the SE0 state, then the device detects RESET and begins its chirp sequence.

Chapter 14: HS Suspend and Resume

Figure 14-1: Device Detection and Entry into Suspend State



Device Resume

A device that enters suspend must remember that it was operating in the high-speed environment so that it can return to normal operation following resume.

When a device detects resume ($>20ms$ of full-speed K followed by LS EOP), it transitions back to high-speed operation and can then increase current draw from the bus up to the maximum specified in its configuration descriptor.

Part Four

USB 2.0 Hub Operation with LS / FS / HS Devices

Part Four discusses the operation of high-speed hubs. Since USB 2.0 is backwardly compatible with low-, full-, and high-speed device operation, the issues associated with maintaining USB device compatibility is also discussed in Part Four. The chapters and topics included in Part Four are listed below:

- Chapter 15: USB 2.0 Hub Overview
- Chapter 16: 2.0 Hub Behavior During HS Transactions
- Chapter 17: 2.0 Hub Behavior During LS/FS Transactions

15 *HS Hub Overview*

The Previous Chapter

The previous chapter discussed the changes required for high-speed devices to use the full-speed suspend and resume protocol and signaling conventions.

This Chapter

This chapter introduces the primary characteristics of a high-speed hub. It must be able to operate when attached to both full-speed and high-speed ports, and must support all device speeds on its ports.

The Next Chapter

The next chapter discusses the 2.0 hub's behavior when it receives high-speed packets on its upstream and downstream ports. The chapter also details the operation of the high-speed repeater and discusses the delays associated with forwarding high-speed packets across the hub.

Overview

The operation of a 2.0 is dependent upon the speed of the upstream port to which it is attached. If it is attached to a high-speed port, then it enables its high-speed repeater and transaction translator logic. The repeater forwards all high-speed packets to the high-speed devices attached to the hub's downstream facing ports. The transaction translator handles transactions targeting all low- and full-speed devices attached to the hub's downstream facing ports.


If the hub attaches to a full-speed port, it must operate as a compliant full-speed hub. The high-speed repeater is disabled and low- and full-speed repeaters are enabled. Also, the transaction translator is disabled in this mode.

USB System Architecture

USB 2.0 Hub Attached to High-Speed Port

When in the high-speed mode, hubs must support low-, full-, and high-speed devices. Figure 15-1 on page 278 depicts a USB 2.0 topology with devices of all speeds attached to the hub's high-speed capable ports. Also, the third tier of this topology is shown to be a low- and full-speed tier, since all available ports at the third tier are provided by a 1.1 hub that is connected to the high-speed hub.

Figure 15-1: Example USB 2.0 Topology with Old and New Hubs




Chapter 15: HS Hub Overview

High-speed hubs detect the attachment and speed of each device and convert the port interface to support the particular device that has been attached. Figure 15-2 on page 279 illustrates four major blocks that are used to support all three device speeds.

- The hub **controller** collects status information associated with each port and makes this information available to software that can check the speed of each device attached to a hub port.
- The **repeater** forwards all high-speed packets to high-speed capable devices.
- The **transaction translator** accepts high-speed split transactions and performs the requested operation to the low- or full-speed device being targeted.
- The **routing** logic connects the repeater to all ports to which high-speed devices are attached, and connects the transaction translator to all port that have low- and full-speed devices attached.

Figure 15-2: Packet Routing Options for High-Speed Hub



High-Speed Transactions


The high-speed hub repeater passes all high-speed packets to its high-speed ports, including high-speed split transactions. These packets are passed without performing any form of decode. Each packet is re-clocked to the downstream ports. Chapter 16, entitled "2.0 Hubs During HS Transactions," on page 283 details the operation of the hub when repeating high-speed packets.

Low- and Full-Speed Transactions

The host issues high-speed split transactions to access low- and full-speed devices that are attached to high-speed hub ports located downstream from the root hub (Figure 15-3). The host initiates a transaction via a start-split transaction that delivers the token packet to the hub and identifies the hub and port being targeted by the transaction. The hub then performs a normal low- or full-speed transaction to the device endpoint. This consists of the normal token, data, and handshake sequence. Depending on whether the transaction is an IN or OUT, the host schedules a complete-split transaction to fetch the data or obtain completion status (handshake). Chapter 17, entitled "2.0 Hubs During LS/FS Transactions," on page 289 details the operation of hubs when performing split transactions.

Chapter 15: HS Hub Overview

Figure 15-3: Split Transaction are Required to Access Low- or Full-Speed Devices That Attach to High-Speed Hubs



USB 2.0 Hub Attached to Full-Speed Port

High-speed capable hubs must operate properly when attached to a full-speed port. When in full-speed mode, they must support the attachment and complete operation of full- and low-speed devices just as a 1.x hub would.

In USB 2.0 the manner in which devices are attached to available ports can affect the performance of individual devices on USB. For example, if the user had reversed the positions of the 2.0 and 1.1 hubs shown in Figure 15-4 on page 282, then the 2.0 hub would be attached to a full-speed port and would only support low- and full-speed devices on its downstream ports. In this example, the only devices that would operate at high-speed are the two high-speed devices connected to the root hub ports. Software is required to detect and report these kinds of problems.

16 *2.0 Hubs During HS Transactions*

The Previous Chapter

The previous chapter introduced the primary characteristics of a high-speed hub, including the ability to operate when attached to both full-speed and high-speed ports and the ability to support all device speeds on its ports.

This Chapter

This chapter discusses the 2.0 hub's behavior when it receives high-speed packets on its upstream and downstream ports. This chapter details the operation of the high-speed repeater and discusses the delays associated with forwarding high-speed packets across the hub.

The Next Chapter

This chapter introduces the concept of split transactions that allow high-speed hubs to support low- and full-speed devices without sacrificing large amounts of bus time to access the slower devices. The operation of the transaction translator is described, along with the various forms of split transaction and the specific sequences employed by each.

Overview

When a USB 2.0 hub is connected to a high-speed port and has one or more high-speed devices attached to its downstream ports, it performs the straight-forward functions of repeating packets in both directions. In this sense the function of a 2.0 hub is no different from a 1.x hub. However, several major differences exist between the two implementations:

1. 2.0 hub receivers have their receivers squelched until a high-speed packet is detected. Thus time is required to enable the receiver, causing some bits to


USB System Architecture

- be dropped from the start of packet.
- 2. When a packet is received by a 2.0 hub, it re-clocks the data when sending it to the next device.
- 3. Re-clocking the data requires buffering some of the packet.

High-Speed Hub Repeater

Figure 16-1 provides a conceptual view of the receiver, repeater, and transmitter path. Each of these blocks are discussed below. Note that the maximum propagation delay through the buffer is specified as 36 bit times.

Figure 16-1: Repeater Function Within Hub



Chapter 16: 2.0 Hubs During HS Transactions

Receiver Squelch

As described in Chapter 11, high-speed receive circuitry is squelched when the bus is idle and enabled when a differential voltage of 150mv is detected by the packet envelope detector. The hub specification allows up to 4 bit times between detecting the packet and enabling the receiver. Thus, the first 4 bits of each packet can be dropped by a hub. This results in the synchronization clock being reduced by as many as 4 bits. Since the maximum number of hubs between any USB device and the root hub is 5, the maximum number of synchronization bits dropped is 20 out of the 32 produced at the originator.

The same 4 bit times affect the end of packet as well. When the receiving port returns to the idle state, the repeater is disabled; however, it may take up to 4 bit times to actually disable the repeater after EOP. This results in up to 4 random bits added to the end of the packet. These bits are termed dribble bits, but have no adverse effect on the detection of the packet at the receiver. They will accumulate with each hub crossing so that the fifth hub may send a packet with a maximum of 20 dribble bits. When the receiver of this packet detects EOP (via a bit stuffing error), it will check CRC and detect a valid value and the following dribble bits are simply discarded.

Re-clocking the Packet

Re-clocking packets is performed to reduce the jitter seen at a receiver so that jitter remains within the limits defined by the specification. Re-clocking involves extracting the data from the received NRZI stream and re-transmitting the stream using the hub's local clock.

Port Selector State Machine

The block represents a hub state machine whose job it is to verify that the incoming packet is valid. The state machine detects removal of squelch (which could be caused by noise) and awaits the priming of the elasticity buffer (12 bit times). The state machine then checks for the repeating pattern of "JK" or "KJ" within the elasticity buffer, which indicates the synchronization pattern and a valid packet. If no repeating pattern is detected, then transmission of the packet to the downstream ports is not enabled.

Elasticity Buffer

The elasticity buffer handles the frequency differences between the receive clock derived from the receive packet and transmit clock generated locally within the hub. The specification allows clock tolerance of 500ppm, resulting in the maximum difference between the receive and transmit clocks of 1000ppm. The elasticity buffer must handle the case where the receive clock is faster than the transmit clock and vice versa. To handle both conditions, the buffer must be filled half-way (primed) before data is clocked out of the buffer. In this way, if data is taken out of the buffer more quickly than it is being filled, no underrun will occur, and buffer space is also available to prevent overflow when data is stored faster than it is taken out.

The half-depth of the buffer must be equal to the maximum difference in clock rate over the length of a maximum-sized packet. Calculation of the half-depth of the buffer is as follows:

- given that the maximum clock difference is 1000ppm, and
- the maximum packet length is: 1024 byte data payload + total overhead including 20 dribble bits = 9644 bits;
- then the maximum overrun or underrun is approximately 10 bits (1000ppm * 9644 = 9.644 bits).

The specification requires a buffer half-depth of 12 bits to provide 2 bits of additional margin.

The Repeater State Machine

The hub repeater states are the same for low-, full-, and high-speed hub operation (See Figure 16-2 on page 287). However, when a hub is operating at high-speed, it repeats only high-speed packets. The operation of the high-speed state machine includes the following characteristics:


- Connectivity is established upon detecting a Start of High-Speed Packet (SOHP). Transitions caused by SOHP occur when the port selector state machine has ensured that a valid packet has been detected. See Figure 16-1 on page 284.
- Connectivity is torn down upon detecting a High-Speed End Of Packet (HEOP). The state transitions take place after the hub has repeated the last bit in the elasticity buffer.

Chapter 16: 2.0 Hubs During HS Transactions

Each state and transition is described in the following list:

- WFSOPFU (wait for start of packet from upstream) — This state is entered at reset and is also entered at the end of frame (EOF1 or EOF2). Thus, each microframe begins with the repeater in the WFSOPFU state, and the SOP from upstream being referred to is the start of frame (SOF) packet. Following a SOP packet from the host, the hub returns to the WFSOPFU state if the hub is not yet synchronized with (locked to) SOP timing.
- WFEOPFU (wait for end of packet from upstream) — This state is entered when a start of packet from upstream (SOP_FU) is detected. This can occur from the WFSOPFU or WFSOP states.
- WFSOP (wait for start of packet) — In this state the hub is waiting for a packet from upstream or downstream. Transitions to this state occur when EOP is detected from downstream or from upstream (when the hub is locked to SOP). If, when waiting for a start of packet, the end of frame (EOF1) point is detected, the hub transitions to WFSOPFU.
- WFEOP (wait for end of packet) — In this state the hub awaits a packet from downstream. If EOP has not occurred when EOF2 is reached, then a transition to WFSOPFU occurs and the downstream port that had established the upstream connectivity is disabled.

Figure 16-2: Repeater State Machine



17 *2.0 Hubs During LS/FS Transactions*

The Previous Chapter

The previous chapter discussed the 2.0 hub's behavior when it receives high-speed packets on its upstream and downstream ports. The chapter also detailed the operation of the high-speed repeater and discussed the delays associated with forwarding high-speed packets across the hub.

This Chapter

This chapter introduces the concept of split transactions that allow high-speed hubs to support low- and full-speed devices without sacrificing large amounts of bus time to access the slower devices. The operation of the transaction translator is described, along with the various forms of split transaction and the specific sequences employed by each.

The Next Chapter


This chapter provides an overview of the configuration process. Each of the major steps involved in USB device enumeration are defined and discussed.

Overview

High-speed hubs must translate split transactions into either low- or full-speed transactions as discussed previously. This chapter details the operation of the hub and specifically the transaction translator that handles the conversion of high-speed packets to low- or full-speed. Figure 17-1 on page 290 illustrates the packet flow through a high-speed hub with low-, full- and high-speed devices attached to the hub's downstream port. Split transactions are handled by the transaction translator, resulting in a low- or full-speed transaction to the target hub port, while all high-speed packets (including split transactions) are repeated to the high-speed port.

USB System Architecture

Figure 17-1: Packet Flow Through Hub with LS/FS and HS Devices Attached



The Structure of Split Transactions

Host software issues split transactions to perform low- and full-speed transactions to devices attached to high-speed hub ports (but not root hub ports). Split transactions are used only for communication between the host controller and high-speed hubs. The actual recipient of a split transaction is the transaction translator that is responsible for converting high-speed split transactions into low- or full-speed transactions as required by the attached devices.

Split transactions are performed using two transaction types: Start Split and Complete Split. The following examples illustrate two split transactions that are part of an isochronous transfers that require no verification of data delivery. A second set of examples illustrates split transactions that do require verification of data delivery, because they are part of either an interrupt, bulk, or control transfer.

Isochronous Split Transaction Examples

The two examples that follow each describe the sequence of packets used by the host to perform an isochronous split transaction that has a relatively large data payload. In both cases, the data payload size is sufficiently large that the data transfer requires multiple microframes to complete. The first example is an isochronous OUT transaction and the second is an isochronous IN transaction.

Example Split Isochronous OUT Transaction


Figure 17-2 on page 292 depicts the sequence of start split (SS) transactions associated with a lengthy isochronous OUT transaction. The first start split initiates the transaction and delivers the first block of data. Each microframe carries data at high speed that the hub will deliver to the full-speed bus during the next microframe interval. The data is delivered to the hub just in time for delivery across the full-speed bus during the following microframe interval. This method of delivering data has two benefits:

1. the data buffers within the hub can be smaller.
2. the distribution of data across multiple microframes keeps the bandwidth evened out across these frames, thereby making more bandwidth available to periodic transactions while meeting the needs of the full-speed bus.

Because no verification of data delivery is required during isochronous transactions, no complete split transaction is used in this case.

USB System Architecture

Figure 17-2: Example Isochronous OUT Split Transaction



Example Split Isochronous IN Transaction

Figure 17-3 on page 293 depicts the sequence of start split and complete split transactions required to complete the lengthy isochronous IN transaction. The start split transaction initiates the full-speed IN transaction. Then the host schedules a series of additional complete split (CS) transactions to read the data returned from the IN endpoint. The hub buffers read data returned during each microframe and send that data to the host during the following microframe via a complete split transaction.

18 *Configuration Process*

The Previous Chapter

The previous chapter introduced the concept of split transactions that allow high-speed hubs to support low- and full-speed devices without sacrificing large amounts of bus time to access the slower devices. The operation of the transaction translator was also described, along with the various forms of split transaction and the specific sequences employed by each.

This Chapter

This chapter provides an overview of the configuration process. Each of the major steps involved in USB device enumeration are defined and discussed.

The Next Chapter

This chapter discusses configuration of USB devices that are attached to any USB port. The process is virtually the same for devices of any speed. Device descriptors and other characteristics and features that relate to configuring the device are also detailed and discussed.

Overview

Host software is responsible for detecting and configuring all devices attached to the root hub. The process of identifying and configuring a USB device is commonly referred to as USB device enumeration. Device enumeration begins at the root hub. Each hub port must be reset and enabled in turn. When powered, the hub determines if a low-, full-, or high-speed device is attached or no device at all. If a device is present, status bits within the root hub are set to reflect device attachment. Software recognizes that a device is attached, enables the port, resets the USB device, assigns a unique address, and completes the configuration. This operation is performed for each port until all devices attached to the root hub have been identified and configured.

USB System Architecture

The discussion in this chapter presumes that software has already initialized the USB host controller and that it is capable of generating USB transactions.

Different operating systems will define different software components involved in USB device configuration and will perform configuration in their own particular sequence. The following discussions identify the primary steps involved in the configuration process, but should not be interpreted as the specific sequence that is followed by a given host software solution. The following list specifies actions taken by host software and the root hub when configuring a device that is connected to a root hub port:

- Host requests power be applied to the ports, if not already powered.
- Hub detects device attachment and device speed, and sets status bits.
- Host polls hub and identifies that a device is attached.
- Host issues reset to port/USB device (minimum of 10ms). Chirp is performed during reset if a high-speed device is attached.
- Host checks hub status again if the device originally reported full-speed operation. This is done to see if the device is now operating at high speed.
- USB device now answers to default address (zero).
- Host performs GetDescriptor requests to fetch the standard descriptors that contain configuration information. These descriptors are parsed by software to determine the characteristics of the device. The configuration information includes bus power and bus bandwidth requirements, and device class information.
- Host assigns unique address to USB device.
- Host verifies that the USB resources needed by the device are available.
- Host issues a configuration value to the USB device specifying how it's to be used. When the configuration value is received, the device assumes the characteristics that it reported via the descriptors. The device is now ready to be accessed by client software and can draw the amount of bus power described in the configuration.


The operations performed above are primarily accomplished via control transfers. Software uses each device's control endpoint (endpoint zero) to access its descriptors and to configure the device. (The mechanisms used for performing control transfers to a device are described in the following chapters.)

The following sections provide an overview of the configuration process. More detail regarding device configuration can be found in the following chapters.

The Configuration Software Elements

Figure 18-1 illustrates the model that configuration is based upon and identifies the conceptual software elements involved.

Figure 18-1: The Software Elements Used During Configuration



USB System Architecture

USB Host Controller Driver

This software is typically the first USB-specific software to execute. The host controller must be initialized by this driver before USB becomes active. During configuration this driver also performs accesses to root hub status and control registers under the direction of the hub client.

Configuration Software

The hub client must notify configuration software that a new device has been attached. In response, configuration software must identify the newly attached device by reading its standard descriptors, using the default control pipe. Information read from the descriptors specifies the USB resources that are required by the device (e.g., bus bandwidth and power requirements). These descriptors must be interpreted by configuration software.

A device can support more than one configuration, requiring software to select the configuration of choice. Each configuration provides alternatives for configuring the device. For example, a device may support both high-power and low-power configurations. That is, if the hub port cannot support a high-power function, then configuration software could select the low-power configuration. Note that the client driver may also be involved in selecting the configuration.

Configuration software assigns a unique device address to the device and completes its hardware configuration by assigning a configuration to the device. When the configuration is assigned, the device is enabled and ready for operation.

The configuration software then finds the client driver software for this device based on its class or vendor-specific information that was previously read from the standard descriptors.

Default Control Pipe

The default control pipe accesses endpoint zero within each device. The hub client, configuration software, and device client software all share access to this communications pipe. The host system software is the default owner of the pipe; thus, hub clients and other device client drivers must request its use.

Resource Management

Configuration software must ensure that the available USB resources can support the device configuration that is selected. Resource management software must track the bus bandwidth consumed by all USB devices as they are configured. As each device is attached, resource management software must verify that the periodic endpoints can be supported based on their bandwidth needs and the bandwidth that remains.

Device bus power requirements must also be checked against the power available at the port to which the device is attached. Power available at a hub port must be determined by the hub client, because it has specific knowledge of the power characteristics of the hub. Port power capacity is requested by resource management software so that it can verify power requirements can be met.

If USB can provide the bus power and bandwidth needed by the device, then the device can be configured. If the USB cannot support the requested configuration, then alternate device configurations are checked; if none of the configurations can be supported, the device is not configured and the user is notified.

Device Client Software

Once configuration software has configured the device it is ready for operation from the hardware perspective. Client software is identified by configuration software and loaded. This software must read client-specific and/or class-specific descriptors to verify its capabilities. Client software can then initialize the device for use by the application layer.

Root Hub Configuration

Host software begins USB device enumeration by configuring the root hub. The root hub must implement a status change endpoint (see Figure 18-2) that can be used by the hub client to detect status changes pertaining to each port. Once the hub is configured, software can poll the status change endpoint to detect which ports currently have devices attached to them.

19 *USB Device Configuration*

The Previous Chapter

The previous chapter provided an overview of the configuration process. Each of the major steps involved in USB device enumeration were defined and discussed.

This Chapter

This chapter discusses configuration of USB devices that are attached to any USB port. The process is virtually the same for devices of any speed. Device descriptors and other characteristics and features that relate to configuring the device are also detailed and discussed.

The Next Chapter

Hub devices are configured like any other device attached to a USB port. Hub configuration differs in that it involves reporting whether or not other devices are attached to the downstream ports. The next chapter reviews the hub configuration process with the focus on the issues related to extending the bus through the hub's downstream facing ports.

Overview

During system boot and initialization, all USB hubs and devices will be detected and configured. Following initialization, devices may be detached or new devices may be connected. The hub client periodically polls all USB hubs to detect device attachment or detachment. If a status change results from a new device having been attached, the configuration process is triggered.

Summary of Configuration Process

Prior to configuring a device, the hub to which the device is attached must have already been configured and power must be applied to the port. Next, the hub and configuration software must detect the connected device:

- The hub recognizes that a device has been attached by monitoring the D- and D+ port signals.
- The hub sets status information for the port indicating device connect and speed.
- Configuration software reads port status and recognizes that a full-speed device is connected.
- Software then enables the port so that the hub will pass bus traffic to the device.
- Configuration software then issues a *Reset Port* request, forcing the device into its default state. In the default state the device is unconfigured and responds only to accesses targeted for device zero and endpoint zero.

Configuration software can now begin the device configuration process. This process is similar to that used when configuring a hub.

- Host queries device's control endpoint (zero) at address zero to determine maximum payload supported by the default pipe.
- Host assigns unique address to USB device.
- Host reads and evaluates configuration information from descriptors.
- Host verifies that the USB resources needed by the device are available.
- Host issues a configuration value to USB device specifying how it's to be used. When the configuration value is received, the device assumes its described characteristics. Device is now ready to be accessed by client software and can draw the amount of Vbus power described in the configuration.

How Software Detects Device Attachment & Speed

Hubs have specific knowledge of whether a device has been attached to one of their ports only when the port is powered. The software responsible for applying power to a hub port, for detecting that a device is attached to a port, for resetting the port, etc. is, of course, the hub client software. This software plays a pivotal role in device configuration. This section deals with how the hub client determines that a device is attached to a port and the speed at which it operates.

Chapter 19: USB Device Configuration

Configuration always begins at the root hub. The host controller driver actually performs the low-level accesses to registers within the controller to determine whether a device is attached to one of the root ports. However, the host controller driver software must create an abstraction of the regular USB hub so that the hub client can make requests to the host controller just as it does when accessing USB hubs. Because of this abstraction, the same process is described for both the root hub and USB hubs that reside on the USB. The actual mechanisms used to access status information is different, but only the USB mechanisms are described. This is because the host controller driver uses conventional memory or I/O transactions to read root hub status, whereas USB endpoints must be accessed to obtain status from other USB hubs.

Polling the Status Change Endpoint


The first step in determining whether a device has been attached to a port is for the hub client to poll the hub's status change endpoint. Hubs implement an interrupt endpoint that keeps track of status change events by setting status bits. Figure 19-1 illustrates the definition of the information returned by the status change endpoint. Configuration software is aware of the number of ports supported by each hub, and therefore is aware of the size of the bitmap returned when the hub's status change endpoint is polled. Status is reported in byte-sized fields with zeros returned in the bit fields corresponding to ports that are not implemented. For most implementations a byte will be returned because hubs rarely have more than 7 ports.

When software polls the status change endpoint, the bitmap illustrated in Figure 19-1 is returned only if a status change has occurred. If, when polling the status change endpoint, it returns NAK during the IN transaction, then none of the bits are set, and no changes need to be reported.

To move ahead with the discussion, we must presume that at least one of the port bits is set. Upon detecting that a bit is set, the hub client must read status information from the port. This requires use of a control transfer.

USB System Architecture

Figure 19-1: Hub and Port Status Change Bitmap



Getting Port Status

The hub client obtains temporary ownership of the default control pipe from the USB software driver so it can perform a `GetPortStatus` request to the hub. In this case the control transfer consists of:

- The Setup Stage — This setup transaction delivers 8 bytes of data that specify the `GetPortStatus` request.
- The Data Stage — This IN transaction is used to return port status to the hub client.
- The Status Stage — This OUT transaction verifies that the operation was successful, and that the status information is valid.

Chapter 19: USB Device Configuration

Table 19-1 defines the 8 bytes of data that are sent during the setup transaction. The first byte (Request Type) is a bitmap that is described in “Hub Request Types” on page 448. The other fields are described in the table. Note that the last column within the table specifies that the data returned are the “port status” and “change Indicators.”

Table 19-1: Hub’s Get Port Status Request

Request Type	Request	Value	Index	Length	Data
10100011B	GET_STATUS (00h)	Zero	Port Number	Four bytes	Port Status and Change Indicators

The following tables define the port status change indicator and current status information. The change indicators in Table 19-2 identify the various port events that may be reported, but our purpose is to note bit zero. This bit would be set indicating that a change in connection status has been detected by the hub port interface. The status change information prevents software from having to store previous status in order to detect a change.

Table 19-2: Format of Port Change Fields Returned During the GetPortStatus Request

7	6	5	4	3	2	1	0
Reserved (returns all zeros when read)			Reset Complete Change	Over-Current Indicator Change	Suspend Change (resume complete)	Port Enabled / Disabled Change	Connect Status Change

15	14	13	12	11	10	9	8
Reserved (returns all zeros when read)							

The status information in Table 19-3 specifies the current state of each field. In this case the hub client would detect bit 0 is set, indicating that a device is currently attached. Client software is also aware that bits 9 and 10 should be checked to determine the speed of the device. Note that bits 12:10 were added by the USB 2.0 specification. See “Port Change Fields” on page 459 for details regarding the definition and use of the other hub port status change indicator fields.

20

Hub Configuration

The Previous Chapter

The previous chapter discussed the configuration of USB devices that are attached to any USB port. The process is virtually the same for devices of any speed. Device descriptors and other characteristics and features that relate to configuring the device were also detailed and discussed.

This Chapter

Hub devices are configured like any other device attached to a USB port. Hub configuration differs in that it involves reporting whether or not other devices are attached to the downstream ports. This chapter reviews the hub configuration process with the focus on the issues related to extending the bus through the hub's downstream facing ports.

The Next Chapter

The next chapter introduces the concept of device classes and discusses their role within the USB. This chapter also introduces all the approved class types (at the time of this writing) and provides a more detailed summary of the audio, mass storage, monitor, and communications classes. These classes are discussed to provide the reader with a sense of the information defined for each class and the USB mechanisms that they use. A detailed discussion of device classes requires in-depth knowledge in the associated field such as telephony and audio, and is outside the scope of this book.

USB System Architecture

Configuring the Hub

Hubs must be configured like any other device, but this also involves identifying other devices that may be attached to the port. The steps taken by configuration software include:

- Reading the standard device descriptors to obtain a variety of information needed to configure the device.
- Assigning a unique address to the hub.
- Powering the ports.
- Checking the hub status change endpoint to detect port events.
- Reading status information to determine the nature of the event.
- Enabling the port to provide access to the attached device.

As indicated above, a hub must implement a status change port in addition to the default port. Figure 20-1 illustrates the required hub endpoints. The default control port provides access to the descriptors that define the type of device requiring configuration. A hub may also be implemented as part of a compound device; hence, the descriptors may describe additional functions beyond the minimum required of the hub alone.

The Default Pipe

All devices, including hubs, have a default control pipe at endpoint zero. Host software owns the default control pipe that is used to configure hubs and USB devices. This communications pipe is established during initialization so that USB devices can be accessed based on established defaults. The configuration process requires numerous default pipe accesses for configuring and controlling hub features, including: reading the device descriptors, powering hub ports, resetting ports, reading port status, and enabling ports.


The Status Change Pipe

Hubs must implement a status change endpoint that can be polled to detect status changes that have occurred at the hub ports (e.g., device attachment and detachment). Note that the status endpoint provides status information for all hub ports. Configuration software determines the characteristics and the endpoint number of the status change register by reading the endpoint descriptor.

Reading the Hub's Descriptors

Hubs have a class specific descriptor called the hub descriptor. This descriptor contains information about the hub implementation. The hub class descriptor is read via the class specific “Get Descriptor” request.

Figure 20-1: Required Hub Endpoints




Hubs, like other devices, also contain standard descriptors that must be read to determine how to configure the hub. Standard descriptors are read via the standard request, *Get Descriptor*. Hubs contain the following standard descriptors, as illustrated in Figure 20-2:

- Each USB device contains a single device descriptor that describes the number of configurations supported by the device.
- Each device contains one or more configuration descriptors that describe one or more interfaces.
- Each interface descriptor defines the number of endpoints related to the interface.
- Endpoint descriptors specify the attributes associated with a given endpoint along with information needed by host software to determine how the endpoint should be accessed.
- String descriptors are optional and consist of a UNICODE string that provides human-readable information that can be displayed.

USB System Architecture

Figure 20-2: Standard Hub Descriptors



1.x Hub Descriptors

The information provided in this section describes the hub descriptors in a 1.x compliant implementation. Most of the descriptor values discussed in this section also apply to 2.0 compliant hubs. “High-Speed Capable Hub Descriptors” on page 391 discusses and illustrates the differences between the 1.x and 2.0 descriptors.

Hub's Standard Device Descriptor

Hubs implement the standard device descriptor just like other USB devices. However, hubs contain some pre-defined descriptor fields as indicated below:

- DeviceClass field = HubClass
- DeviceSubClass field = HubSubclass
- MaxPacketSize0 field = 8 bytes

Refer to Table 20-1. The first access made by configuration software is to the device descriptor to determine the maximum payload supported by the default pipe (offset 7 within the device descriptor). In this case, the packet size is pre-defined for hubs as 8 bytes. Software may also detect the device class type by reading the device descriptor. However, if the hub is a composite device, the class field will be 0s and the interface descriptors will define the device class (one interface for the hub function and one interface for each embedded function).

Table 20-1: Hub's Device Descriptor

Offset	Field	Size	Value	Description
0	Length	1	Number	Size of this descriptor in bytes.
1	DescriptorType	1	01h	DEVICE Descriptor Type.
2	USB	2	BCD	USB Specification Release Number in Binary-Coded Decimal (i.e., 2.00 is 200). This field identifies the release of the USB specification that the device and its descriptors are compliant with.
4	DeviceClass	1	09	Hub Class code = 09h.
5	DeviceSubclass	1	0	Hub Subclass code (assigned by USB). These codes are qualified by the value of the Device-Class field. If the DeviceClass field is reset to zero, this field must also be reset to zero.

21 *Device Classes*

The Previous Chapter

Hub devices are configured like any other device attached to a USB port. Hub configuration differs in that it involves reporting whether or not other devices are attached to the downstream ports. The previous chapter reviewed the hub configuration process with the focus on the issues related to extending the bus through the hub's downstream facing ports.

This Chapter

This chapter introduces the concept of device classes and discusses their role within the USB. This chapter introduces the class types and provides a more detailed summary of the audio, mass storage, monitor, and communications classes. These classes are discussed to provide the reader with a sense of the information defined for each class and the USB mechanisms that they use. A detailed discussion of device classes requires in-depth knowledge in the associated field such as telephony and audio, and is outside the scope of this book.

The Next Chapter

Host software consists of three types of components: the USB device drivers, the USB driver, and the host controller driver. This chapter discusses the role of each of these layers and describes the requirements of their programming interfaces.

Overview

Device classes are intended to permit a device driver design that can manipulate a set of devices that have similar attributes and services. A given class definition can further describe the individual characteristics of particular device types within the class, thereby providing the USB device driver with the information it needs to manipulate the device as required.

USB System Architecture

Device class definition relates to a functional interface used to access and control a particular class of device. For example, Figure 21-1 on page 405 illustrates a USB CD-ROM device with two interfaces: mass storage and audio. Devices that support two or more functions are called composite devices and require an individual programming interface for each function of a given class. A mass storage class driver is required to use the CD-ROM for reading files from a program disk, while the audio class device driver is required to play a music CD. Each driver accesses the collection of endpoints that constitute the status, control, and data interface(s) for the device class.

Note that the USB components that are device class specific are the functional interface and the USB device driver. The descriptors associated with a device specify several items that relate to device class definitions, including:

- Device Class Code field — from each functional interface descriptor.
- Sub Class Code field — the definition of this field is device class specific.
- Protocol field — this optional field may be defined for a given device class and subclass to define some element of the programming interface supported by the device.


The device class code fields can be used by host software to locate the appropriate device driver needed to access a device's functional interface. All other standard descriptor information is related to USB specific information that the host software can interpret without knowledge of the device class definitions.

Note also that some device class specifications define additional descriptors that host software has no particular knowledge of. These descriptors are intended for the class-specific device drivers to detect device attributes and characteristics required to access the device.

In summary, class definitions help establish a common grouping of devices that a common class driver could accommodate and allow a device to describe its capabilities to the host and USB class device driver. Class codes provide a mechanism for USB host software to identify the appropriate device driver that is designed to manipulate a given USB device's functional interface. The individual class specifications describe specific characteristics and attributes that devices within the class may support and define the control mechanisms used by a USB class device driver to access and manipulate its function.

Chapter 21: Device Classes

Figure 21-1: CD-ROM Supporting Mass Storage and Audio Interfaces



USB System Architecture

Device Classes

Device class documents can be found on the USB Implementers Forum web site (www.usb.org). The device classes that were approved at the time of this writing include:

- Audio Class — Devices that are the source or sink of real-time audio information. This class is defined in four separate documents.
 - Audio Device Document 1.0
 - Audio Data Formats 1.0
 - Audio Terminal Types 1.0
 - USB MIDI (music instrument device interface) Devices 1.0
- Communications Device Class — Devices that attach to a telephone line (not local area networks). This class is defined in two documents:
 - Class Definitions for Communication Devices 1.1
 - Communications Device Class 1.0
- Content Security — This class defines transport mechanisms, descriptors, and USB requests to support a method for protecting the distribution of digital content via USB. The digital content being protected is usually copyrighted information. This class is defined in three documents:
 - Device Class Definition for Content Security Devices 1.0
 - Content Security Method 1 - Basic Authentication Protocol 1.0
 - Content Security Method 2 - USB Digital Transmission Content Protection Implementation 1.0
- Human Interface Device Class (HID) — Devices manipulated by end-users, and is defined in three documents:
 - Human Interface Devices 1.1
 - HID Usage Tables 1.1
 - HID Point of Sale Usage Tables 1.01
- Image Device Class — Devices that deal with still image capture.
 - Still Image Capture Device Definition 1.0 document.
- IrDA Class — This class defines an interface for infrared transceivers and is defined by the:
 - IrDA Bridge Device Definition 1.0 Document.
- Mass Storage Device Class — Devices used to store large amounts of information (for example, floppy drives, hard drives, and tape drives). This class is defined by four documents:
 - Mass Storage Overview 1.1
 - Mass Storage Bulk Only 1.0
 - Mass Storage Control/Bulk/Interrupt (CBI) Specification 1.0
 - Mass Storage UFI Command Specification 1.0

Chapter 21: Device Classes

- **Monitor Class** — Defined to control monitor configuration and is specified in a single document.
 - Monitor Device Document 1.0.
- **Physical Interface Device Class (PID)** — Devices that provide tactile feedback to operator. Examples include: Joystick with variable resistance for simulating increased stick forces and turbulence. Split off from HID class. This class is specified in the:
 - Device Class Definition for PID 1.0 document.
- **Power Device Class** — Devices that provide power to system or to peripherals. Example devices include: Uninterruptable power supplies and smart batteries. Can be either stand alone device or integrated into the interface. The related document is the:
 - Power Device Class Document 1.0.
- **Printer Device Class** — Defines the descriptors, endpoints, and requests for printers. This class is specified by a single document.
 - Printer Device Class Document 1.1

Another important class document that relates to all device classes is the “Universal Serial Bus Common Class Specification.” This document is intended as a guideline for developing device class specifications to promote compliant implementations of generic device drivers. To this end, the document describes the basic requirements for all USB classes and related specifications. It also describes common characteristic, attributes, and services used by many of the classes.

The following sections introduce the major features of the audio, device classes discussed previously.

Audio Device Class

The audio class specification defines standardized audio transport mechanisms used to propagate and control digital audio. A major focus of the audio class is synchronization of the audio data stream to ensure no distortion of the sound.

Each audio function has its own device interface that is used to access and control the function. Audio devices are those devices that interact with USB-compliant audio data streams. Audio devices are grouped into subclasses as listed below:

- 8-bit Pulse Code Modulated (PCM) Audio Data
- 16-bit PCM Audio Data
- 16-bit Dolby Surround Data

22

Overview of USB Host Software

The Previous Chapter

The previous chapter introduced the concept of device classes and discussed their role within the USB. The chapter introduced the class types and provided a more detailed summary of the audio, mass storage, monitor, and communications classes. These classes were discussed to provide the reader with a sense of the information defined for each class and the USB mechanisms that they use. A detailed discussion of device classes requires in-depth knowledge in the associated field such as telephony and audio, and is outside the scope of this book.

This Chapter

Host software consists of three types of components: the USB Device Drivers, the USB Driver, and the host controller driver. This chapter discusses the role of each of these layers and describes the requirements of their programming interface.

USB Software

Host software provides the interface between USB device drivers (or client drivers) and the devices that they must communicate with. USB device drivers are unaware of the USB implementation. That is, they have no knowledge of the characteristics, capabilities, or limitations of the USB nor of the USB device. Consequently, USB host software must accept transfer requests made by USB device drivers and perform the requested transfers based on the requirements of the USB. The following general capabilities are supported by a USB system.

- USB Interface Control
- Configuration Services
- Bus and Device Management
- Power Control

USB System Architecture

- Device Data Access
- Event Notification
- Collection of Status and Activity Statistics
- Error Detection and Handling

USB software is based on the device framework established by the USB specification. This framework describes the logical view that each software element has of the USB devices. The relationships between the USB software layers and their view of USB devices are reviewed below. Refer to Figure 22-1 on page 423.

Function Layer

Transactions performed over the USB are initiated by USB device drivers (client drivers). During configuration, the hub client accesses the bus, and when accessing other USB devices, the client drivers may be class-specific or vendor-specific. No matter which USB client driver wishes to access a given USB device, it must use host software to request its I/O transfer be performed over USB (via an I/O request packet, or IRP). These clients only have knowledge of the device interface (consisting of a collection of endpoints) that they wish to manipulate. Therefore a USB client driver's visibility to USB is limited to:

- the interface within their device
- class-specific descriptors that have been pre-defined to help them determine specific characteristics of their interface
- the mechanisms provided by host software to access and control their function

Device Layer

Client initiated transfers must be performed according to the characteristics of the USB and the capabilities of the target USB device. USB host software exists to support USB clients by providing services that they can use to initiate transfers and control their devices.

Host software also ensures that the bus can support all devices attached to the USB. The host software views each device through its standard device descriptors. These descriptors provide the necessary information to determine which driver will use this device and how much of the bus bandwidth is required. With this knowledge, host software can establish the communications pipes that the clients will later use when they access their interface.


Chapter 22: Overview of USB Host Software

Host software must also forward IRPs to the host controller driver (HCD), which has specific knowledge of the host controller design. The HCD passes the IRPs on to the host controller in a form that it understands.

Interface Layer

This layer is represented by the host controller (including the root hub), the USB cable(s), and the device's USB interface. These components actually transmit control and data information to/from the USB devices.

Figure 22-1: Device Framework — Software's View of Hardware



The Software Components

The three software components that compose the host USB software solution are illustrated in Figure 22-2 on page 425. The primary functions associated with each layer include the following (note, however, that the exact division of responsibility is not precisely defined by the specification):

USB Client Drivers — client drivers are the software entities that control a given USB functional device. Client drivers must exist for each type (class) of function attached to the USB. These drivers are unaware of the details associated with the USB transfer mechanisms and must rely on USB host software to manage their transfer requests based on the capabilities and limitations of the USB. The intended implementation of client drivers is based on device class definitions. Client drivers view the USB devices as a collection of endpoints that can be accessed to control and communicate with their function.


USB Driver (USBD) — The USB driver has knowledge of the devices requirements (via device descriptors), as well as knowledge of the USB's capabilities. With this knowledge the USBD must divide IRPs into USB- and device-sized chunks. The USBD also supports USB device configuration by ensuring that the USB resources required by each device can be supported. It also establishes communications pipes for each endpoint detected during configuration, but only if the necessary USB bandwidth is available. The USBD provides a programming interface called USBDI (USB driver interface), giving client drivers a way to request transfers be performed to or from their USB function. A variety of client services are provided by the USB driver to assist the USB client in controlling and accessing its function.

USB Host Controller Driver (HCD) — two implementations of USB Host Controllers have been defined: the Open Host Controller and Universal Host Controller. Consequently, two Host Controller Drivers must be implemented if each controller is to be supported by host software. The Host Controller Driver provides the low level support for the USB by converting IRPs into individual transactions to be performed via the USB. The programming interface between the USB Driver and the Host Controller Driver is implementation specific and is not addressed by the USB specification.

Note that the USB specification does not define the exact division of duties that the USBD and HCD are responsible for. Subsequent chapters define the basic requirements of their programming interfaces; however, the exact implementation of these interfaces is operating system dependent.

Chapter 22: Overview of USB Host Software

Figure 22-2: Software Layers



Appendix A: Standard Device Requests

Overview


All USB devices must respond to a variety of requests called “standard” requests. These requests are used for configuring a device, for controlling the state of its USB interface, and with other miscellaneous features. Device requests are issued by the host using the control transfer mechanism. Prior to configuration, a device responds to its default address of zero. This permits configuration software to request the contents of any device’s descriptors (from endpoint zero) using device address zero during configuration.

Additionally, devices may also support class-specific requests. Except for hub devices, these class requests are defined by the device-class specifications and are not included within the main portion of the specification. Similarly, a device may support vendor-specific requests that pertain to a given vendor’s implementation.

Control transfers, used to transmit device requests, consist minimally of a setup stage and a status stage, but may also include a data stage, depending on the type of request being performed. The setup stage consists of setup transactions as illustrated in Figure A-1. The eight byte data payload of a setup transaction defines the type of request being issued by the host. This appendix discusses only the standard device requests. Refer to the particular device class chapter for information related to class-specific requests.

USB System Architecture

Figure A-1: Format of Setup Transaction that Specifies the Device Request Being Performed



Standard Device Requests

When a control transfer is initiated, the setup stage of the transaction specifies the particular request to be performed by the device. The format of the setup data is shown in Table A-1, while Table A-2 on page 438 defines the contents of the setup data for each of the standard request types.

Note that in Figure A-1 bits 5 and 6 of offset zero are 00b indicating that the specific request is a standard request type. The second byte (the request field) defines which standard request is to be performed, while the definitions of the other fields are dependent upon the request specified. For example, the “Clear Feature” request defines the “value” field as the feature selector. Figure A-3 lists the specific features that the request applies to. The following sections describe each of the standard requests.

Note that the last column in Table A-2, labeled “Data,” indicates whether the request requires a data stage during the control transfer. For example, the “Get Configuration” request uses the data stage to transfer the configuration value. Many requests, however, can be performed without a data stage.

Appendix A: Standard Device Requests

Table A-1: Format of Data Payload during Setup Transactions

Offset	Field	Size	Value	Description
0	Request-Type	1	Bit-map	Characteristics of Request D7 Data xfer direction 0 = Host to device 1 = Device to host D6:5 Type (h) 0 = Standard 1 = Class 2 = Vendor 3 = Reserved D4:0 Recipient (h) 0 = Device 1 = Interface 2 = Endpoint 3 = Other 4-31 = Reserved
1	Request	1	Value	Specific Request.
2	Value	2	Value	Word-sized field that varies according to request.
4	Index	2	Index or Offset	Word-sized field that varies according to request. Typically used to pass an index or offset.
6	Length	2	Count	Number of bytes to transfer if there is a data stage required for this transfer.

If the request contains fields with illegal values or values not supported, the endpoint to which the request is directed will automatically enter the stalled state. Host software must clear the stall condition using the “Clear Stall” request. A control endpoint must continue accepting the setup transaction, even if it is stalled. If the default control endpoint fails to respond to a setup transaction, the device must be reset to clear the condition.

USB System Architecture

Table A-2: Standard Device Requests

Request-Type	Request	value (2 bytes)	index (2 bytes)	length (2 bytes)	Data
00000000B 00000001B 00000010B	CLEAR_FEATURE (01h)	Feature Selector	Zero Interface Endpoint	Zero	None
10000000B	GET_CONFIGURATION (08h)	Zero	Zero	One	Configura- tion Value
10000000B	GET_DESCRIPTOR (06h)	Descriptor Type and Descriptor Index	Zero or Language ID	Descrip- tor Length	Descriptor
100000001B	GET_INTERFACE (10h)	Zero	Interface	One	Alternate Interface
100000000B 100000001B 100000010B	GET_STATUS (00h)	Zero	Zero Interface Endpoint	Two	Device Interface, or Endpoint Status
00000000B	SET_ADDRESS (05h)	Device Address	Zero	Zero	None
00000000B	SET_CONFIGURATION (09h)	Configura- tion Value	Zero	Zero	None
00000000B	SET_DESCRIPTOR (07h)	Descriptor Type and Descriptor Index	Zero or Language ID	Descrip- tor Length	Descriptor
00000000B 00000001B 00000010B	SET_FEATURE (03h)	Feature Selector	Zero Interface Endpoint	Zero	None
00000001B	SET_INTERFACE (11h)	Alternate Setting	Interface	Zero	None
10000010B	SYNC_FRAME (12h)	Zero	Endpoint	Two	Frame Number

Appendix A: Standard Device Requests

Set/Clear Feature

The “Set” and “Clear Feature” requests provide a method of enabling and disabling a set of features defined by the feature selector value. Two features are defined for the standard device requests as shown in Table A-3.

Table A-3: Feature Selectors

Feature Selector	Recipient	Value
DEVICE_REMOTE_WAKEUP	device	1
ENDPOINT_STALL	endpoint	0

Device Remote Wakeup

Some devices may be designed to wake the system in the event of a global suspend or to wake a hub port that has been selectively suspended. (See Chapter 9 for details regarding suspend.) The “Set Feature” request, with device remote wakeup selected, enables a device to signal wakeup to the hub. The “Clear Device Remote Wakeup” request prevents a device from signaling remote wakeup to the hub. Whether a device’s ability to signal remote wakeup is currently enabled or disabled is reported to software via the “Get Status” request.

Endpoint Stall

Software has the ability to stall a given endpoint or to clear a stall condition. The “Set” and “Clear Endpoint Stall” requests define which endpoint within the device is being targeted via the “index” field of the setup transaction. A stall bit is defined for each endpoint that indicates whether the endpoint is currently stalled or not. The stall bit is read in conjunction with the “Get Status” request.

Appendix B:


Hub Requests

Overview

Hubs must respond to a variety of USB device requests or commands. Standard requests are used for configuring the hub, for controlling the state of its USB interface, and other miscellaneous features. Hubs must also support class-specific requests that are used to control specific hub and port features. All requests are issued by the host using the control transfer mechanism. Prior to configuration, a device responds to its default address of zero. This permits configuration software to request the contents of any device's descriptors (from endpoint zero) using device address zero during configuration.

Control transfers, used to transmit device requests, consist minimally of a setup stage and a status stage, but may also include a data stage, depending on the type of request being performed. The setup stage consists of setup transactions as illustrated in Figure B-1. The eight byte data payload of a setup transaction defines the type of request being issued by the host.

Figure B-1: Format of Setup Transaction That Specifies the Device Request Being Performed



USB System Architecture

Hub Request Types

The eight byte data packet that defines the type of request being made is illustrated in Table B-1. Byte zero of the data packet contains a bitmap that defines:

- Direction of data transfer
- Type of request
- Recipient of request

Byte zero of the data packet consists of a bit-mapped value that identifies the packet type for a standard request. That is, if bits 5 and 6 are both zero, then the request is one of the standard requests listed in Table B-2, and a value of 01b specifies that the request is hub-specific. The hub-specific requests are listed in Table B-4.

Table B-1: Format of Setup Transaction Data Phase

Offset	Field	Size	Value	Description
0	Request-Type	1	Bitmap	Characteristics of Request D7 Data xfer direction 0 = Host to device 1 = Device to host D6:5 Type 0 = Standard 1 = Class 2 = Vendor 3 = Reserved D4:0 Recipient 0 = Device 1 = Interface 2 = Endpoint 3 = Other 4-31 = Reserved
1	Request	1	Value	Specific Request.
2	Value	2	Value	Word-sized field that varies according to request.

Appendix B: Hub Requests

Table B-1: Format of Setup Transaction Data Phase

Offset	Field	Size	Value	Description
4	Index	2	Index or Offset	Word-sized field that varies according to request. Typically used to pass an index or offset.
6	Length	2	Count	Number of bytes to transfer if there is a data stage required for this transfer.

Standard Requests and Hub Response

Hubs must support standard device requests like any other USB device. Table B-2 lists the standard requests and the hub's responses to these requests.

Table B-2: Hub's Response to Standard Device Requests

Request	Request Field Value	Hub Response
CLEAR_FEATURE	1	Clears the selected feature within the device
GET_CONFIGURATION	8	Returns the configuration value used to configure the device.
GET_DESCRIPTOR	6	Returns the selected descriptor(s).
GET_INTERFACE	10	Optional (hubs only required to support one interface).
GET_STATUS	0	Returns status information regarding the state of the device.
SET_ADDRESS	5	Used to assign a unique address to the device.
SET_CONFIGURATION	9	Used to configure a device by assigning the configuration value of the selected configuration descriptor.

USB System Architecture

Table B-2: Hub's Response to Standard Device Requests

Request	Request Field Value	Hub Response
SET_DESCRIPTOR	7	Optional (used to update or modify a selected descriptor).
SET_FEATURE	3	Sets the selected feature associated with the device.
SET_INTERFACE	11	Optional (hubs only required to support one interface).
SYNCH_FRAME	12	Optional (hubs are not required to have isochronous endpoints).

Hub Class Requests

Hubs must also support specific class requests. When the request type field (bits 5:4) in Table B-1 is set to 01b the request is interpreted as being class specific. The hub class requests are listed in Table B-3.

Table B-3: Hub Class Request Codes

Request	Value
GET_STATUS	0
CLEAR_FEATURE	1
Reserved (GET_STATE in 1.x)	2
SET_FEATURE	3
reserved	4-5
GET_DESCRIPTOR	6
SET_DESCRIPTOR	7
CLEAR_TT_BUFFER	8
RESET_TT	9

Appendix B: Hub Requests

Table B-3: Hub Class Request Codes

Request	Value
GET_TT_STATE	10
STOP_TT	11

The format and definition of each hub class request is shown in Table B-4. Only a hub device supports these specific requests. Each of the requests is detailed in the following sections.

Table B-4: Hub Class-Specific Requests

Request-Type	Request	Value	Index	Length	Data
00100000B	CLEAR_FEATURE (01)	Feature Selector	Zero	Zero	None
00100011B	CLEAR_FEATURE (01)	Feature Selector	Port	Zero	None
00100011B	CLEAR_TT_BUFFER (08)	Dev_Addr, EP Number	TT_port	Zero	None
10100011B	RESERVED (2.0) Get_Bus-State (1.x) (02)	Zero	Port	One	Per Port Bus State
10100000B	GET_DESCRIPTOR (06)	Descriptor Type and Descriptor Index	Zero or Lan- guage ID	Descrip- tor Length	Descriptor
10100000B	GET_STATUS (00)	Zero	Zero	Four	Hub Status and Change Indica- tors
10100011B	GET_STATUS (00)	Zero	Port	Four	Port Status and Change Indica- tors
00100011B	RESET_TT (09)	Zero	Port	Zero	None

Appendix C: Universal Host Controller

Overview

The Universal Host Controller (UHC) and the Universal Host Controller Driver (UHCD) are responsible for scheduling and executing IRPs forwarded from the USB driver. The UHC also integrates the root hub function that is compliant with the USB hub definition. The root hub integrated into the UHC has two USB ports. The following sections describe the mechanism used by the UHC to schedule and generate transactions via the USB.

The UHC is integrated into the Intel PIIX3 PCI ISA Expansion Bus Bridge and later chips. It is implemented as a PCI master and is capable of performing transactions to and from memory to fetch and update data structures built by the UHCD.


Universal Host Controller Transaction Scheduling

The sequence of transactions scheduled and performed during each 1ms frame is illustrated in Figure C-1. Note that the periodic transfers are scheduled first (isochronous and interrupt), followed by the control and bulk transfers. The periodic transfers can take up to 90% of the bus bandwidth and control transfers are guaranteed at least 10% of the bandwidth.

The UHCD schedules transactions by building a series of transfer descriptors that are linked to form the collection of transactions that are to be performed during a given frame. This is known as the frame list and is located in system memory.

USB System Architecture

Figure C-1: Universal Host Controller Transfer Scheduling



Universal Host Controller Frame List Access


Figure C-2 illustrates the mechanism used by the UHC to access the frame list from memory. The components involved are:

- **Start of Frame (SOF) Counter** — This counter decrements with each 12MHz clock cycle. When the counter expires, the frame counter is incremented and the next frame begins. This clock is also the source of USB bit timing for transmissions initiated by the root hub.
- **The SOF Modify Register** — This register can be used to adjust the number of bit times contained in each frame. This changes the interval at which frames are started. The modify register supports the master client feature that allows a single client driver to adjust SOF timing to permit the USB frame rate to synchronize to its isochronous transfer rate. The default value results in 1ms frame generation.
- **Frame Counter** — The frame counter increments at each frame time to select the next sequential entry in the frame list. Each entry contains a pointer to the first transfer descriptor.
- **Frame Number Register** — The UHCD programs the start frame number into this register to define the initial entry point within the frame list. This value is loaded into the frame counter and is incremented by the SOF Counter.
- **Frame List Base Address Register** — The UHCD identifies the base address of the 4KB frame list.

The frame list is an array of up to 1024 entries corresponding to a particular frame. Each entry contains a pointer to a linked list of data structures that contain the information needed by the host controller to build a transaction that will be forwarded to the root hub for transmission over the USB. The UHC reads and interprets each transfer descriptor and generates the transaction described for each descriptor.

Appendix C: Universal Host Controller

Figure C-2: Frame List Access



UHC Transfer Scheduling Mechanism

Figure C-3 illustrates the frame list and the linked list of transfer descriptors that define the transactions to be performed by the UHC. This illustration presumes that many different devices are attached to the USB and that all transfer types are being used by these devices. The order in which the transfer descriptors are linked determines the order that each transaction will be transmitted over the USB. Note that the frame list entry points to transfer descriptors defined for isochronous transfer endpoints. The non-isochronous transfers are queued to permit retries in the event of a failed transaction, whereas isochronous transactions cannot be retried.

Each queue head (QH) and associated transfer descriptor (TD) list is associated with a given transfer type. The first queue is allocated for interrupt transfers, followed by the control transfer queue and finally bulk transfer queues. When all scheduled transactions have completed, the host controller can reclaim the

USB System Architecture

remaining bus bandwidth by performing additional control and bulk transfers.

Bus Bandwidth Reclamation

Bus bandwidth reclamation can be implemented such that when all scheduled transactions have completed, the UHC can use the remaining frame time to perform additional transactions. This requires that the last QH in the list points back to the beginning of the control and bulk queues. Each QH also has a termination bit that, when set, terminates the transfer sequence, and no reclamation occurs.

The UHC tracks frame timing to monitor the amount of frame time left for scheduling additional transactions. A sample point (called PreSOF point) permits the UHC to determine if there is sufficient time to start the next transaction before the end of packet. The PreSOF point can be selected for 32- or 64-byte packets under software control. If the packet cannot complete in the remaining time, it is not performed.

Transfer Descriptors


This section defines the contents of the transfer descriptors and the queue heads. Figure C-4 illustrates the contents of a transfer descriptor. In general, transfer descriptors contain the information needed by the UHC to generate a transaction and report status, including:

- Transfer Type (isochronous and other)
- Type of Token Packet (IN, OUT, SETUP)
- Direction of Transfer
- Size of Data Packet
- Data Toggle Bit
- Memory Buffer Location
- Completion Status

The transfer descriptor consists of four double words (DW0 - DW3). Each DW within the transfer descriptor is defined in tables Table C-1 - Table C-4.

Appendix C: Universal Host Controller

Figure C-3: Transfer Mechanism and Execution Order



Appendix D:

Open Host

Controller

Overview

The Open Host Controller (OHC) and the Open Host Controller Driver (OHCD) are responsible for scheduling and executing IRPs forwarded from the USB driver. The OHC also integrates the root hub function that is compliant with the USB hub definition. The root hub integrated into the OHC has two USB ports. The following sections describe the mechanisms used by the OHC and OHCD to schedule and generate transactions via the USB.


Open Host Controller Transfer Scheduling

Figure D-1 on page 478 illustrates the sequence of transfers performed by the Open Host Controller. Note that a reservation can be made at the beginning of the frame (for non-periodic transfers) to support the 10% bandwidth guarantee for control transfers and to ensure that some non-periodic transfers (control and bulk) get performed during each frame. Next, the periodic transfers (interrupt and isochronous) are performed and can take up to 90% of the bus bandwidth; if time remains, then additional non-periodic transfers can be scheduled.

The OHCD schedules transactions by building a series of transfer descriptors that are linked to form the collection of transactions to be performed during a given frame. This is known as the frame list and is located in system memory.

USB System Architecture

Figure D-1: USB Transfer Scheduling




The Open Host Controller Transfer Mechanism

Figure D-2 on page 479 illustrates the mechanism used to generate transactions during each consecutive frame. The OHCD builds descriptors and places them into an area of memory called the host controller communications area (HCCA). These descriptors include Endpoint Descriptors (EDs) and Transfer Descriptors (TDs). The OHCD assigns an ED to each endpoint in the system. The ED contains the address and endpoint number, thus providing information the controller needs to communicate with the endpoint. Each ED is represented as a circle in Figure D-2. A queue of TDs is linked to each ED that represents the transactions that are pending completion for that endpoint.

EDs of a given transfer type are linked together and pointed to by a register within the controller. Notice that there is a register that points to each of the non-periodic transfer types (control EDs and bulk EDs), and a separate register (HCCA register) that points to the linked list of periodic transfers (interrupt and isochronous) that points to one of 32 entries points for processing interrupts and isochronous transfers.

Appendix D: Open Host Controller

Figure D-2: The Transfer Scheduling Mechanism



The OHC traverses the ED list in the order that is illustrated in Figure D-1. The controller begins by accessing the control and bulk descriptors where it left off at the end of the previous transfer. After a predetermined interval that is programmed into the controller, it discontinues non-periodic transfers and pro-

USB System Architecture

ceeds to the periodic transfers via the HCCA register. Note that interrupts are scheduled differently from the other transfer types. The HCCA register increments at the end of each frame to point at the next linked list of interrupt TDs, which are scheduled for completion during the current frame. The end of the interrupt list always links to the beginning of the isochronous EDs. Once the isochronous transfers have completed, the controller is free to continue processing control and bulk transfers where it left off, if sufficient time remains within the current frame.

The OHC links transfer descriptors to the “Done” queue after it has completed successfully or if an error has occurred when performing the TD. The OHCD can then check the done queue for completion status information.

The ED and TD List Structure

All transfers are scheduled using the standard TD list structure as illustrated in Figure D-3. The head pointer is the OHC register for control and bulk transfers. A different interrupt head pointer is selected for each frame as the HCCA register value increments. The interrupt head pointer is located in the HCCA memory area. Isochronous EDs simply link from the last interrupt ED in the current interrupt list. TDs are enqueued to each ED as IRPs are requested by USB device drivers. An endpoint that is currently idle will not have any TDs enqueued.

Interrupt and Isochronous Transfer Processing

Processing the interrupt and isochronous ED list begins with the interrupt head pointer for the current frame. The list is traversed sequentially, until one transaction associated with the first TD has been performed for each endpoint in the list.

Control and Bulk Transfer Processing


At the beginning of a frame the control and bulk queues are processed until the “remaining” field of the HcFmRemaining register is less than or equal to the “start” field of the HcPeriodicStart register. More control transfers are performed than bulk transfers based on a ratio of control to bulk transfers specified within the “ControlBulkServiceRatio” field of the HcControl register. The controller performs these transfers based on a round robin sequence tied to the ratio (e.g., three control transfer followed by one bulk transfer). If sufficient time remains within the frame after completing the periodic transfers, the controller returns to the control and bulk lists, and continues processing where it left off.

Appendix D: Open Host Controller

The Done Queue

When the OHC completes a transfer, the TD is linked to the Done queue and written back to the HCCA. In this way, the OHCD can search the Done queue to determine which transactions have been de-queued by the controller and what their completion status is.

Figure D-3: Transfer Queues



Interrupt Transfer Scheduling

Figure D-4 illustrates conceptually how the interrupt EDs are linked to ensure that interrupt transactions occur during the specified polling interval. The HCCA pointer register specifies the base address of the HCCA area in memory where a list of 32 interrupt head pointers reside. The five least significant bits of the frame number are used as an index into the interrupt head pointer list. Each frame a different sequence of interrupt transaction are performed based on the ED links from the selected interrupt head pointer.

The interrupt EDs are linked such that they appear in the list for every n th frame that represents its polling interval. For example, interrupts with a polling interval of 32ms would be linked into only one interrupt head pointer. Since a given head pointer is accessed once every 32 frames the interrupt transaction occurs once every 32ms. At the other extreme, a interrupt endpoint with a polling interval of 1ms would be linked into every interrupt head pointer list. In this way, interrupt transactions can be scheduled at intervals of 1ms, 2ms, 4ms, 8ms, 16ms, or 32ms.

Numerics

1.x device compatibility 37
1.x devices in HS system 37, 38, 39, 40
16-bit CRC 170
2.0 host controller 40, 216
5-bit CRC 150, 170

A

ACK 157, 160
acknowledge packet, see ACK 153
adaptive sink 130, 131
adaptive source 131
adaptive synchronization 128
address assignment 345
alternate interfaces 365
alternate settings 364
asynchronous sink 130, 131
asynchronous source 130
asynchronous synchronization 128
attachment sequence 96
attachment sequence, HS 221
attachment timing, HS 221
attachment timing, LS / FS 96
Audio Class-Specific Descriptors 409
Audio Class-Specific Requests 410

B

babble 192
babbling device recovery, HS 270
babbling device recovery, LS 190
babbling devices 189
babbling devices after resume 208
babbling devices, HS 268
babbling devices, LS 189, 192
bandwidth allocation 58, 345

bandwidth allocation, bulk transfers 137
bandwidth allocation, control 137
bandwidth allocation, control transfers 121
bandwidth allocation, HS control transfers 243, 254
bandwidth allocation, HS periodic transfers 243
bandwidth allocation, LS / FS 121
bandwidth allocation, periodic transfers 121
bandwidth sharing 34
bandwidth, HS 244
bandwidth, HS interrupt 247
bit stuff errors 168
bit stuff time 428
bit stuffing 112
bit stuffing errors 170, 236
bulk transfer bandwidth 36
bulk transfer bandwidth, HS 255, 256
bulk transfers 55, 118, 137
bulk/control IN transaction sequence 332
bulk/control split transaction sequence 328
bulk/control transaction buffer 299
bus bandwidth 34, 36, 426, 428
bus bandwidth allocation 346
bus bandwidth reclamation 429
bus bandwidth sharing 34
bus bandwidth, bulk 138
bus bandwidth, HS 44
bus bandwidth, interrupt 135

Index

- bus bandwidth, isochronous 123
- bus idle 102
- bus idle, full speed 102
- bus idle, high speed 227
- bus idle, low speed 102
- bus powered hubs 49
- bus time-out, HS 266
- bus time-out, LS / FS 172, 173
- bus turn-around time 172
- bus-powered device 82
- bus-powered hub 80

C

- cable cross-section, FS / HS 73
- cable cross-section, LS 72
- cable delay 173
- cable delay, FS 107
- cable length, FS & HS 73
- cable length, LS 72
- cable power 74
- cable propagation delay, FS & HS 73
- cable propagation delay, LS 72
- cables 71
- cables, FS & HS 73
- chirp J 222
- chirp K 221, 222
- chirp sequence 219, 221, 223
- class codes 358
- class-specific descriptor 61
- Clear Hub Feature request 398
- Clear Hub Local Power Change 456
- Clear Hub Local Power Feature request 399
- Clear Hub Over-Current Change request 456
- Clear Port Feature request 462
- Clear Stall request 437
- client driver 45
- client drivers 346
- client pipes 430
- client software during configuration 343
- command mechanisms 430, 431
- Common Class Specification 407
- Communication Device Class 410
- Communications Class-Specific Descriptors 412
- Communications Class-Specific Requests 412
- Communications Device Interfaces 411
- communications pipes 118, 119
- Complete Split 290
- complete split transaction 39
- complete-split buffer 299, 312
- complete-split packet format 314
- composite device 358
- compound device 80, 358
- configuration 53
- configuration descriptor 60
- configuration descriptors 60, 76, 77, 359, 361, 377
- configuration descriptors, hub 380
- configuration sequence 340
- configuration software 342
- configuration software elements 341
- configuration summary 348
- configuration value 346, 361, 381
- configuration, assigning configuration value 346

configuration, client drivers loaded 346
connection event 96
connector contacts 70
connectors 69
control transfer 136
control transfer bandwidth 36
control transfer bandwidth, HS 257
control transfer bandwidth, LS/FS 121
control transfer error recovery 193
control transfer stages 137, 163
control transfer, three stage 165
control transfer, two stage 164
control transfers 55, 118, 137, 163
control transfers with errors 166
CRC 146, 168, 169, 170
CRC16 handling, interrupt split transfers 326
CRC16 handling, isochronous split transfers 315, 319
current budget 76
current during configuration 80
current limiting 78, 81
current, per port 76
Cyclic Redundancy Check (CRC) 144

D

data endpoints 134
data packet errors 171
data packets 60, 143, 145, 152
data stage 137, 163
data toggle 152, 175, 253
DATA0 175
data0 packet 152
DATA0 packets 152

DATA1 175
data1 packet 152
DATA1 packets 152
DATA2 packet 253
debounce interval 97
default control endpoint 340
default control pipe 342, 376
default control port 376
default device address 345
default pipe 376, 430
depth of topology 429
descriptor 376
descriptor types 441
descriptors, accessing 354
detecting device attachment 348
device attachment 98
device attachment, high speed 219, 221
device attachment, low speed 100
device attachment, LS/FS 94
device class 366
Device class specifications 24
device configuration 340, 344, 426
device connect 96, 99
device connect, Full Speed 98
device connect, high speed 219
device descriptor 60, 355, 377
device descriptors, hub 379
device disconnect, HS 236
device disconnect, LS/FS 101
Device Framework 53, 60, 423
device layer 422
device qualifier descriptor 360
device reset 345
device states 371
Differential 0 113

Index

Differential 1 113
differential amplifier 109
differential data 111
differential driver 106
differential envelope detector 227
differential receivers, HS 227
differential signaling 105
differential signaling, high speed 224
differential signaling, HS 227
differential signaling, LS/FS 109
disconnect envelope detector 237, 238
Display Device Class 412
Display Device Class Interface 413
Display Device-Specific Descriptors 413
DMA channel 54
DMA channels 14, 18
downstream (away from the host) 52
drain wire 72, 73
dribble bits 285

E

elasticity buffer 285, 286
electrical specification 74
end of frame (EOF) 190
end of packet, high speed 236
end of packet, see EOP 110, 147
endpoint 55
endpoint descriptor 61, 367, 368, 377, 428
endpoint status 443
endpoint zero 19, 340
endpoints 19

Enhanced Host Controller (EHCI) 47
Enhanced Host Controller Interface 216
enumeration 339
EOF1 190
EOF2 190, 192, 463
EOP 110, 114, 144, 147
EOP, high speed 236
EOP2 397
Error checking mechanisms 167
error recover, interrupts 135
error recovery, bulk 139
error recovery, isochronous 124
errors, packet 171
explicit feedback 134
eye diagrams 227, 231
eye diagrams, receiver 233
eye diagrams, transmitter 232
eye patterns 229

F

fairness 34
false EOP 174
false EOP, HS 267
feed forwarding 128, 130
feedback 128, 130, 131
feedback data 131, 133
feedback endpoints 134
frame 33, 34, 46, 47, 57, 121
frame list 30, 33
frame timer 208
full speed cable 73
full / high-speed cable cross section 73
full-speed cable length 73
full-speed cables 71, 73

full-speed devices 28, 53, 66
full-speed drivers 106
full-speed transactions 28
full-speed transmission 71
function configuration 427
function layer 65

G

ganged power switching 79, 387
Get Bus State request 463
Get Descriptor request 377
Get Hub Descriptor request 387, 452
Get Hub Status 456
Get Hub Status request 398, 452, 453, 455, 456
Get Port Status request 398, 399, 462
Get Status request 442
Get/Set Configuration request 440
Get/Set Descriptor request 440
Get/Set Interface request 441
global suspend 195, 197, 204

H

half-duplex 105
handshake packet 143
handshake packet errors 172
handshake packet formats 154
handshake packets 60, 145, 153
hardware and software elements 44
HCD 423, 424
high bandwidth isochronous 251
high speed handler 311
high / full-speed cable cross section 73
high-bandwidth 249

high-bandwidth interrupt transactions 253, 254
high-bandwidth isochronous 252
high-bandwidth isochronous transactions 254
high-bandwidth throughput 254
high-bandwidth transactions 249, 250
high-speed babbling device detection 268
high-speed bandwidth 42, 44, 243
high-speed bulk transfers 255
high-speed bus idle 227
high-speed bus time-out 266
high-speed cables 73
high-speed control transfers 257
high-speed device disconnect 236
high-speed device features 214
high-speed devices 41, 53, 66, 213, 214, 217
high-speed devices in FS system 41
high-speed devices, test mode 229
high-speed differential receivers 227
high-speed drivers 226
High-Speed End Of Packet 286
high-speed EOP 237
high-speed handler 298, 299, 328
high-speed hub repeater 284
high-speed hubs 67, 218, 278
high-speed interrupt bandwidth 247, 249
high-speed interrupt transfers 247
high-speed isochronous bandwidth 246
high-speed packets 242

Index

- high-speed port 215
 - high-speed reset 239
 - high-speed resume 273
 - high-speed signaling 219
 - high-speed suspend 239, 272
 - high-speed transactions 42, 242, 280
 - high-speed transfers 37, 243
 - high-speed transmission 71
 - host controller 47, 48
 - Host Controller Drive 44
 - host controller driver 59
 - host frame timing 208
 - host recovery time 428
 - hot plug 20
 - hub class descriptor 387
 - hub class descriptor (2.0) 394
 - hub class request 451
 - hub class requests 450
 - hub client 347
 - hub controller 48, 50, 51
 - hub delay, FS 173
 - hub descriptor 377
 - hub descriptors (2.0) 391
 - hub functions 48
 - hub low speed setup 428
 - hub port states 399
 - Hub port status information 352
 - hub power 76
 - hub repeater 52
 - hub repeater functions, HS 284
 - hub repeater state machine 191
 - hub repeater state matching, HS 286
 - hub repeater states 192
 - hub repeater, HS 279
 - hub request 448
 - hub requests 448
 - hub resume state 208
 - Hub Set / Clear Feature request 461
 - hub state change 454
 - hub status change endpoint 343
 - Hub Status Endpoint Descriptor 386
 - hub status fields 453
 - hub suspend state 196
 - hub types 50
 - hubs 49, 66, 76
 - hubs, FS 66
 - hubs, HS 67, 278, 281, 283
 - hub-specific requests, summary 451
 - Human Interface Device Class 412
 - hybrid powered device 89
 - hybrid powered hub 87
 - hybrid-powered 381
- I**
- I/O request packet, see IRP 120
 - I/O Request Packets 45
 - idle state 104, 114
 - idle, high speed 223
 - impedance matching 224
 - IN 157
 - IN token 147
 - IN token packet 149
 - IN transaction errors 157
 - IN transactions 156, 157
 - initiating global suspend 197
 - input sensitivity 109
 - insufficient bus current 84
 - interface descriptor 60, 364, 377
 - interface descriptors, hubs 383

interface layer 423
interface number 364
Interrupt IN split transaction sequence 322
interrupt OUT split transaction sequence 319
interrupt transfer error recovery 193
interrupt transfers 55, 118, 134
interrupt transfers, HS 247
IO Hub-based host controller 25
IRP 45, 46, 57, 422, 429
IRP, *see* I/O request packet 120
IRQ 14, 15, 54
isochronous data endpoints 134
isochronous data packets, HS 244
Isochronous IN split transaction sequence 316
isochronous OUT split transaction sequence 313
isochronous OUT transactions 162
isochronous packet overhead, HS 245
isochronous split transactions 291, 292
isochronous transactions 34, 36, 125
isochronous transactions, HS 44
isochronous transfer 159
isochronous transfer error recovery 193
isochronous transfers 55, 118, 123
isochronous transfers, HS 244

J

J state 104, 113

K

K state 104, 114

L

l.x hubs 66
legacy 14
legacy connectors 17
legacy I/O 14, 16
legacy interrupts 15
LOA 192, 208
LOA error 189
local power status 453
loss of activity (LOA) 189
low- and full-speed overview 28
low speed cables 72
low speed drivers 108
low-/full-speed handler 299, 328
low-power device 82
low-speed cable 53, 71
Low-speed cable length 72
low-speed devices 28, 53, 66
low-speed packets 145
low-speed transactions 28, 154
low-speed / full-speed handler 312

M

Mass Storage Device Class 414
max. data packet size,
bulk transfers 138
max. data packet size,
control transfers 137
max. packet size,
interrupt transfers 135
max. packet size,
isochronous transfers 123
maximum packet size 385

Index

maximum packet size, HS bulk 255
maximum packet size,
HS interrupt 247
maximum packet size,
HS isochronous 244
MaxPower field 76, 77
MDATA packet 252
mechanical specification 74
message pipes 430
microframe 46, 242, 251, 300
microframes 243
microframes generation 42
microSOF packets 237, 238, 300
multiple transaction translators
309

N

NAK 158, 161
No Acknowledge packet, see NAK
153
non-periodic split transaction
pipeline 327
non-periodic split transactions 327
non-periodic transfers, HS 254
non-periodic TT buffers 328
non-return tozero inverted 111
NRZI 104, 111, 112, 285
number of interfaces 381

O

OHC Done Queue 481
OHC Endpoint Descriptors 478
OHC HCCA 478
OHC Interrupt Transfer
Scheduling 481
OHC Transfer Descriptors 478
OHC transfer queues 481

Open Host Controller (OHC) 47,
477
Open Host Controller Driver
(OHCD) 477
Open Host Controller Interface
(OHCI) 30, 47
Open Host Controller Transfer
Scheduling 477
other speed configuration descrip-
tor 363
OUT token 147
OUT token packet 150
OUT transactions 150, 160
OUT transactions with errors 160
over-current protection 78, 390

P

packet envelope detector 285
packet errors 168
packet ID 143, 146
Packet ID (PID) checks 168
packet re-clocking 285
packet sizes 34, 36
packet sizes, HS 43
packet-related errors 171
packets 60
PCI-based host controller 25
periodic split transactions 310
periodic transaction CSbuffer 299
periodic transaction SS buffer 299
periodic transactions 36
periodic transfer bandwidth,
LS/FS 121
PID check 148, 168
PING packet 263
ping protocol 261, 262
ping transactions 260

pipe mechanisms 430
pipe policy 429
plug and play 20
policy 427
polling interval 134
port change fields 459
port change indicators 456
port current, maximum 76
port current, minimum 76
port enable / disable 457
port events 99
Port Power Mask 391
port reset 103, 352
port status 350, 456
port status fields 457
port status information 352
port status register 100
port status request 351
port test 443
port test modes 462
port test selector value 463
power on to power good 390
power switching 79
power switching mode 79, 390
power verification 427
preamble packet 53, 145, 154
preamble packet format 156
propagation delay 73

R

re-clocking 285
remote wakeup 199, 202
remote wakeup enable / disable 439, 443
remote wakeup from global suspend 199

remote wakeup from selective suspend 202
repeater 50
repeater state machine with suspend 209
repeater state machine, HS 287
reset 103, 114, 345
RESET detection, HS 272
reset recovery 97
resource allocation 426
resource management software 343
resume 197
resume due to reset 206
resume from global suspend 198
resume from selective suspend 201
resume signaling 198
resume state 114
resume, HS 273
Root Hub 44
root hub 47
root hub configuration 343
round-trip delay, HS 266

S

selective resume 201, 202, 203
selective suspend 195, 201, 202, 204
self-powered device 89
self-powered hubs 86
self-powered status 442
serial interface engine (SIE) 51
series A connector 70, 71
series A plug 70
series A receptacle 70
series B connectors 70, 71
series B plug 70
series B receptacle 70

Index

Set Address request 345
Set Configuration request 381
Set Descriptor request 452
Set Hub Local Power
Change Feature 456
Set Port Enable Feature 399
Set Port Enable Feature request 344
Set Port Feature request 462
Set Port Power Feature request 387, 397
Set/Clear Feature request 439
setting the policy 427
setup stage 137, 163
SETUP token 147
SETUP token packet 151
setup token packets 151, 165
setup transactions 151, 163
signaling states, LS/FS 113
single transaction translators 309
single-ended receivers 94, 110
single-ended zero 206
sink types 129
slew rate, low speed driver 108
SOF 148, 409
SOF packets 148, 208
SOF token 147, 190
SOP 109
special packet 145
specification 24
split IN sequence 295
split OUT sequence 294
split packet format 314
SPLIT Token packet 296
split transaction scheduling 300
split transaction sequence,
bulk/control IN 332
split transaction sequence,
bulk/control OUT 328
split transaction sequence,
interrupt IN 322
split transaction sequence,
interrupt OUT 319
split transaction sequence,
Isochronous IN 317
split transaction sequence,
isochronous OUT 313
split transaction, CRC16 handling 315
split transactions 39, 280, 290, 293
split transactions with verification 293
split transactions, periodic 310
split-transaction pipeline, periodic transactions 311
squelch 227, 283, 285
STALL 159, 162
Stall packet, see STALL 153
standard descriptor types 354
standard descriptors 19, 353, 377
standard device request types 436
standard requests, hubs 449
start of frame (SOF) 46
Start of High-Speed Packet 286
start of packet (SOP) 114
start of packet, see SOP 109
Start Split 290
start split transaction 39
start-split buffer 299, 312
start-split packet format 314
start-split packet types 314
start-split transaction example 301

start-split transactions, periodic 311
status change endpoint 344, 349, 376, 384
status stage 137, 163
stream pipes 430
string descriptor 61, 359, 377
stuffed bits, see bit stuffing 170
subclass 366
suspend 23, 195
suspend detection, HS 272
suspend state 196
suspend, HS 239, 272
Sync Frame request 444
synchronization sequence 144
synchronization sequence, HS 227, 234, 235, 242
synchronization types 128, 131, 409
synchronous connections 125, 128, 130, 131
synchronous data 125
synchronous sink 130, 131
synchronous source 130
synchronous streams 125
synchronous synchronization 128
synchronization sequence 109

T

TDCNN 98
test mode activation 444
test mode, HS devices 229
test packet 232
test selector values 445
The Universal Host Controller (UHC) 465
tiered star topology 67
token packet errors 171

token packets 60, 143, 145, 147
topology 67
topology, HS 282
transaction generation 30, 31, 32
transaction list 30
transaction scheduling, HS 242
transaction translator 277, 279, 289, 297, 298, 310
transaction translators, single or multiple 309, 310
transfer descriptor contents 30, 54
transfer descriptors 30, 31, 33, 42, 47, 54, 59
transfer types 55, 122, 385
transmission envelope detector 235

U

UHC bus bandwidth reclamation 468
UHC Control Registers 476
UHC frame list 466
UHC queue heads 473
UHC transfer descriptors 465
UHC Transfer Scheduling 467
UNICODE 377
Universal Serial Bus (USB) 19
Universal Host Controller Driver (UHCD) 465
Universal Host Controller Interface (UHCI) 30, 47
upstream (toward the host) 52
USB 1.x systems 213
USB 2.0 specification 74
USB 2.0 systems 213
USB 2.0 systems and device overview 37
USB bandwidth 57

Index

USB bus driver 45, 46
USB bus interface layer 63
USB client drivers 46, 424
USB configuration 426
USB connectors 69
USB device configuration 340
USB Device Drivers 44
USB device drivers 45
USB device layer 64
USB Driver 44, 59, 65, 424, 426, 428, 430
USB driver 55
USB enumeration 339
USB enumerator 387
USB features 23
USB host controller 25
USB host controller driver 46, 65
USB host controller driver (HCD) 46
USB hub 49
USB hubs 44
USB ports 49
USB resource allocation 345
USB specification 24
USB system software 65
USB transfer 54
USB web site 24
USB 424

V

voltage drop budget 78

W

WFSOF 204

WFSOP 206